# An Efficient VLSI Implementation of Low Power AES – CTR

<sup>1</sup>Podila Sushma, <sup>2</sup>J.Selva Kumar

**Abstract:** This paper delineates an efficient VLSI architecture implementation in order to increase the throughput and security using Advanced Encryption standard (AES) algorithm. The existing architecture depicts the blocks like Sub Bytes, Shift Rows, Mix Column, and AddRoundkey which are used in AES algorithm. Meliorating the design, a new technique named AES-CTR was introduced which is an iterative algorithm. It resulted in the transformation of the stream cipher, which is generated by performing the xor operation between pseudorandom bits & plaintext. These Pseudo random bits are resulted due to the encryption of data. Performance metrics of VLSI such as power and area of AES-CTR architecture are evaluated using a gpdk of CMOS 180nm. The AES & AES-CTR design were modelled and synthesized used TSMC'S 180nm standard cell library using RTL complier & physical design implementation usingSOC Encounter Digital. Drastic improvement of power and area are abided along with the improvement of security of the entire system. Index Terms: AES, AES-CTR, (NIST) National Institute of Standard and technology

# I. Introduction

Security of a system plays a major role in transmitting and storing the information. Many Cryptography techniques like DES algorithm provide a mean for security, DES is 64-bit cryptosystem, here 64-bit plain text and 64-bit cipher text for the encryption and Decryption process. There is 56-bit same key has been used for both encryption and decryption and round-key generator generates the different round key for each round. The linear cryptanalysis attack could break the DES algorithm and made it unconfident algorithm. Several published brute force attacks started to fail DES algorithm. The NIST started looking for replacement of DES algorithm because of its failure but, the disadvantage being that it has only 56 key lengths which could be easily broken.

In order to increase the reliability, National Institute of Standards and Technology (NIST) proposed 15 highly secured algorithms by which the security of transmitting data is increased. Cryptography is a form of security in which the input data is converted to encrypted data and is transmitted in the Encryption module and in the decryption module; the encrypted data is converted again to decrypted data which is same as the input data. Several cryptographic algorithms have been proposed in the past few years. Some of the cryptographic algorithms are Blow fish, DES, Triple DES, SAFER, IDEA, RC4, etc. The Advanced Encryption Standard (AES) algorithm was selected as the winner algorithm by NIST [1] (National Institute of Standards andTechnology), specifications required 128 bits block size and three different key sizes of 128, 192 and 256 bits, should be an open algorithm. The NIST declared that Rajndael cipher was selected as Advanced Encryption Standard (AES). This is the federal standard to protect the sensitive information

AES has already received widespread use because of its high security, high performance in software implementations. AES is a 128 symmetric data block cipher with128, 192 or 256 bits key. The data block is described in a 4x4 array known as state array [2]. The data block is sent through four basic functions: Substitute bytes, Shift Rows, Mix Column and Add Round Key. These four steps make one round of the AES. The number of rounds depends upon the Key length ( $N_k$ ) words. The key length ( $N_k$ ), Block Size ( $N_b$ ) and the Number of rounds (Nr) combination for AES-128, AES-192 and AES-256.

The Mix Column round is excluded for the last round. The decryption is the reverse order of the ciphering process. Operations are just similar and inverse of the encryption process. Many implementations are done in software but it seems to be too slow for fast applications such as routers and wireless communication systems [3]. The implementations are physically secure since attacking from outside is very difficult. Reduction in the hardware resources to gain a compact and efficient implementation circuit is ever increasing in demand [4].Hence, the less area implementation of AES - CTR architectures may be suitable for some low end embedded applications.

AES algorithm is an iterative algorithm, which requires many computation cycles. A software platform can provide the high speed encryption of data, specially used for real-time applications. Audio/video content encryption is required in real-time for the business deals via video conferencing. Therefore, dedicated Software implementation is inevitable in such applications. Software implementation can be done through different architectures trading with area and power consumption. At any time, designing best architecture for a particular design with low area and low latency is a challenge. Software implementation vary according to the application.

Some applications like e-commerce servers require very high security but others require a medium range for the design of cell phones. Some others require very low area and power implementations to be used for the application like RFID cards.

The rest of the paper has been organized as follows. Section II renders the basic AES algorithm. Section III describes proposed architecture; Section IV provides the results and compares with the existing work done. Section V concludes with some final comments.

## II. Ixias Algorithm

The National Institute of Standards and Technology (NIST) announced that Rajndael planned by two Belgium researchers Joan Daemen and Vincent Rijment was adopted as Advanced Encryption Standard (AES) for encryption and decryption of blocks of data. The draft is published in December 2001, under the name as FIPS-197 (Federal Information Processing Standard number 197). The criteria defined by selecting AES fall into three areas Security, Implementation and cost of the algorithm



Fig.1 Symmetric Key Cryptography

The main emphasis was the security of the algorithm to focus on resistance of cryptanalysis attacks, implementation, cost should be less so it can be used for small devices like smart cards. The AES algorithm is a private key block cipher. It encrypts data of block size 128 bits. Each key may be of size either 128 bits, 192 bits or 256 bits. AES uses three different types of round operations. Table I shows the number of rounds in three versions of AES. But, in each version final round key is 128 bits.

into and hey bille a	ing mannoer of four	
Cipher Key Size	No. Of Rounds (Nr)	Round Key size
128 bits	10	128 bits
192 bits	12	128 bits
256 bits	14	128 bits

Table I:Round key size and number of rounds in three versions of AES.

The initialization is done by adding first round key (128 bits) with 128 bits plain text. In subsequent steps, the following transformations are done: Sub Bytes, Shift Rows, Mix Columns and Add Round Key.



Fig.2 AES Structure

## A. Subbytes/inverse subbytes transformation

The first transformation, Sub Bytes, is used for encryption and inverse SubBytes used for decryption. The SubBytes substitution is a nonlinear byte substitution that operates independently on each byte of the State using a substitution table (S-box) as shown in fig.3. Take the multiplicative inverse in the finite field GF  $(2^8)$  and affine transform to do the SubBytes transformation as shown in fig. 4. Inverse affine transform have to find for inverse SubBytes transformation then multiplicative inverse of that byte. The SubBytes transformation is done through S-box.



## Fig.3 SubByte/Inverse SubByte Implementation



Fig.4 Implementation of Sub Byte Transformation

### B. Shift Rows/Inverse shift Rows transformation

The transformation is called ShiftRows performs in encryption, in which rows are cyclic shifting to the left. The number of shifting depends upon the row number of the state matrix as shown in fig. 5. First row no shifting, second row one byte, third row two bytes and fourth row three byte shifting left. In the decryption, InvShiftRows transformation performs the right cyclic shifting operation inverse of ShiftRows; number of shifting depends on number.

			Shift rows			Inv Shift rows								
					Ţ						ļ			
S <sub>0,1</sub>	S <sub>0,2</sub>	S <sub>0,3</sub>	S <sub>0,4</sub>		S <sub>0,1</sub>	S <sub>0,2</sub>	S <sub>0,3</sub>	S <sub>0,4</sub>		S <sub>0,0</sub>	S <sub>0,1</sub>	S <sub>0,2</sub>	S <sub>0,3</sub>	
S <sub>1,0</sub>	S <sub>1,1</sub>	S <sub>1,2</sub>	S <sub>1,3</sub>		S <sub>1,1</sub>	S <sub>1,2</sub>	S <sub>1,3</sub>	S <sub>1,0</sub>		S <sub>1,0</sub>	S <sub>1,1</sub>	S <sub>1,2</sub>	S <sub>1,3</sub>	
S <sub>2,0</sub>	\$ <sub>2,1</sub>	\$ <sub>2,2</sub>	S <sub>2,3</sub>		\$ <sub>2,2</sub>	S <sub>2,3</sub>	S <sub>2,0</sub>	S <sub>2,1</sub>		S <sub>2,0</sub>	S <sub>2,1</sub>	S <sub>2,2</sub>	S <sub>2,3</sub>	
S <sub>3,0</sub>	S <sub>3,1</sub>	S <sub>3,2</sub>	S <sub>3,3</sub>		S <sub>3,3</sub>	S <sub>3,0</sub>	S <sub>3,1</sub>	S <sub>3,2</sub>		S <sub>3,0</sub>	S <sub>3,1</sub>	\$ <sub>3,2</sub>	S <sub>3,3</sub>	

Fig.5 ShiftRows/Inverse ShiftRows transformation

### C. MixColumns/ InvMixColumns transformation

The MixColumns transformation functions after the ShiftRows on the State column-by-column, considering each column as a four-term polynomial. Inverse MixColumns are the inverse process of MixColumns which is used in the decryption of cipher text. The columns are considered as polynomials over GF  $(2^8)$  and multiplied modulo  $x^4$ + 1 with a fixed polynomial A (x), given in equation 2.1.

$$A(x) = \{03\} x^{3} + \{01\} x^{2} + \{01\} x + \{02\}.$$

The algorithm for MixColumns and Inverse MixColumns involves multiplication and addition in GF  $(2^8)$ . The MixColumns multiplies the rows of the constant matrix by a column in the state.

### **D.** AddRoundKey transformation

The AddRoundKey adds the round key word with each column of state matrix. It is similar to MixColumns; the AddRoundKeyproceeds one column at a time. The most important in this Transformation, that it includes the cipher key. The state column will get XOR with key which is generated by key generator and create another state.

## E. Key Expansion Logic

The initial RoundKey will be the same as the initial key in encryption whereas in decryption it will be the last RoundKey. The round keys will be generated using a unit called the key generation unit. This unit will be generating 176, 208 or 240 bytes of round keys depending on the size of the used key. The RoundKey for all other rounds are generated from the Key Expansion logic.

## III. Proposed Architecture

To encrypt data using AES with counter mode as shown in fig. 6 (AES-CTR), the plaintext is divided into 16-byte blocks  $M_1,M_2,\ldots,M_n$ ; then, AES ciphering is performed on series of blocks called counters xi (see Fig. 1) to generate corresponding blocks  $E_k(x_i)$  of pseudorandom numbers [2]. The plaintext blocks  $M_1...M_n...$ are combined by XOR operation with the  $E_k(x_i)$  blocks to produce the cipher text ( $C_1,\ldots,C_n$ ) given by  $C_i = M_i \bigoplus E_k(x_i)$ . If the same counter  $x_i$  was used for two different messages  $M_i$  and  $M_j$ , the XOR of the cipher texts will be  $[M_i \bigoplus E_k(x_i)] \bigoplus [M_j \bigoplus E_k(x_i)] = Mi \bigoplus Mj$ . In this case, when the message  $M_i$  contains a series of zero,  $M_i \bigoplus M_j = M_j$ , and the transmitted message loses its encryption. Thus, the uniqueness of the counter  $x_i$  is extremely important to provide a high degree of security.

This makes it a nonce, because it guarantees that two identical packets sent, from the same sender, with the same key and belonging to the same block, does not ever give the same results  $E_k(x_i)$  [2].Each 16-byte block  $M_i$  uses its own varying counter  $x_i$ . To decrypt the received data and retrieve the original plaintext, the receiver computes  $M_i=C_i \bigoplus E_k(x_i)$ . Clearly, the receiver needs the counter value  $x_i$  to get  $M_i$ . The  $x_i$  counter (16 bytes) is composed [2] of:

1) headers (2 bytes: 1 byte options and 1 byte Priority);

2) MAC address of the transmitter (6 bytes);

3) Packet number, PN (6 bytes);

4) Key counter (2 bytes).

The transmitter increments PN for each encrypted packet. The key counter is incremented when PN ever reaches its maximum value. The **nonce** must never be repeated within the lifetime of a used key, and the role of the packet and key counters is to prevent its reuse, thus providing a high degree of security. Also, the MACaddress is to make sure that two stations, sending at the same time, will never have the same counter; the sender does not need to include it with the packet since the receiver can infer its value for each block. A simplified AES (S-AES) algorithm was developed to reduce execution time [6]. The structure of S-AES (see Fig. 2) is exactly the same as AES. The differences are in the key size (16 bits), the block size (16 bits), and the number of rounds (2 rounds).



Fig.6 AES Counter Mode

# **B.** Analysis and Proposition

The AES algorithm is not applied directly to the data, but rather, to the counters (CTR mode). The resulting random sequences are then used to encrypt the plaintext. This mode is more secure than the electronic codebook (ECB) mode, where the encryption algorithm is applied directly to the plaintext, i.e.,  $C_i = E_k$  (M<sub>i</sub>). The ECB mode presents serious problems and is not recommended at all. The disadvantage of this mode, and contrary to the CTR mode, that identical plaintext blocks Mi are encrypted into identical cipher text blocks  $C_i$ ; thus, it does not hide data patterns well. It does not provide serious message confidentiality. Among all the existing modes of operation in the literature (ECB, CBC, OFB, CTR, and CFB), CTR mode is widely used and it is well suited to operate on a multiprocessor machine where blocks can be encrypted in parallel. The CTR mode transforms the encryption algorithm to a stream cipher whose role is simply to produce pseudorandom sequence number. Consequently, the AES-CTR becomes a stream cipher, and its role is simply to produce pseudorandom sequence number (which is combined with the plaintext).For ZigBee network, the AES-CTR is very secure, but it is complex and heavy (computational and memory requirements). This makes it too slow to meet the real-time requirement of most applications. In addition, it needs complicated Software configuration, while the ZigBee sensors are small and cheap devices characterized by small memory and Designed for limited power consumption.

On the other hand, the simplified version S-AES is quick and light, but it is robust enough. For these reasons, we propose to replace the AES-CTR by astream cipher. The latter can be significantly lighter and faster than the AES-CTR, and is able to perform the same function.

Baseline ▼= 0 Cursor-Baseline ▼= 17ns		Base	ine =	0										<u> </u>					TimeA	= 171	18
me▼	Cursor▼	0	1ns	2ns	3ns	4ns	5ns	6ns	7ns	8ns	9ns	10ns	11ns	12ns	13ns	14ns	15ns	16ns	17ns	18ns	19ns
🞝 in(127:0)	'b 0000000)	0000	)000_(	)000000	0_000	)0000	000000	00_000	00000	00000	000_0	00000	0000_0	000000	0_0000	)0000_(	000000	000_000	00000_	000000	00_0)
🙀 out[127:0]	'h 6363636≯	6363	5363_6	363636	3_6363	36363	63B713	:01				63636	363_6	363636	3_6363	6363_6	53B8FD'	7D			
		Fig	g.78	Simu	ılati	on	Wa	vefo	orm	128	8 bit	S-F	Box								



🖗 Baseline▼=0 ‼ Cursor-Baseline▼=50ns			TimeA = 50ns
Name <del>v</del>	Baseline▼	30ns  31ns  32ns  33ns  34ns  35ns  36ns  37ns  38ns  39ns	40ns  41ns  42ns  43ns  44ns  45ns  46ns  47ns  48ns  49ns
🗉 🕼 In(127:0]	'h 0000000 <b>)</b>	00000000_00000000_0000000_00000000	00000000_00000000_00000000_12341514
🕀 🉀 Out[127:0]	'o 000_000 <b>)</b>	000_00000000_00000000_00000000_00000000	000_00000000_00000000_00000000_00000171_24230077

Fig.8 Simulation Waveform 128 bit MixColumn

@ Baseline ▼= 0 \$¶ Cursor-Baseline ▼= 20ns			ÿ	1		8	E		19	2	ï
Name <del>v</del>	Cursor	5ns	6ns	7ns	8ns	9ns	10ns	11ns	12ns	13ns	14ns
🗄 🕼 Data[127:0]	'h 0000000	0000000	0_00000000_0	1323342_451	32234		0000000	0_00000002_	255667 <mark>46_</mark> 794	70474	
🗉 🕼 key (1 27:0)	'h zzzzzz)	2222222	z_zzzzzzz_4	2424234_234	14234		2222222	z_zzz4765_4	6547965_4741	18478	
⊡ <b>_</b> (127:0)	'h xxxxxx≯	xxxxxxx	x_xxxxxxxx_4	3707176_665	26000		XXXXXXX	< <u>_</u> xxxx4767_6	3021E23_3E0(	1800c	

Fig.9 Simulation Waveform 128 bit AddroundKey

Baseline ▼= 0 Cursor-Baseline ▼= 20ns		Baselin	18 = 0									[]
Name <del>-</del>	Cursor▼	0.	2ns	4ns	6ns	8ns	10ns	12ns	14ns	16ns	18ns	2
🕀 🎝 Const[31:0]	'b 1010101 <b>}</b>	000100	10_0011	10100_010	10110_0	1111000	10101	011_1100	1101_111	01111_10	101011	T
	'Ъ 0000000€	000000	00_0000	0000_000	000000_0	0000000						]
🕀 🔞 Counter1 (31:0)	'Ъ 0000000⊳	000000	00_0000	0000_000	000000_0	0000001						ן
	'Ъ 0000000₽	000000	00_0000	0000_000	000000_0	0000010						]
	'Ъ 0000000₽	000000	00_0000	0000_000	000000_0	0000011						1
⊡ <b>_ ि</b> out[127:0]	'b 1010101 <b>)</b>	000100	10_0011	10100_010	10110_0	1111000_	10101	011_1100	1101_111	01111_10	101011_)	

Fig.10 Simulation Waveform 128 bit Counter Mode

Name <del>v</del>	Cursor+	0	Ins	2ns	3ns	4ns				
Cipher_Test[127:0]	'h A17E9F6⊧	A17E9F69_	E4F25A8B_8520B4AF_	78EEFD6F		20				
🕒 🚓 Key[127:0]	.P 0000000.	00000000	20000000_00000000_000000000000000000000							
🖪 🐗 Plain_Test[127:0]	'F 0000000	00000000	10000000_00000000_000000000000000000000							
🖽 💼 Round2key1 (127:0)	'h 62637¢6⊧	62637063_	62637c63_62637c63_6	52637062						
El (127:0)	'h 987326c⊧	98732609	98730609_F910AAAA_98730609_F910AAAB							
E  Bound2key3[127:0]	'h S5DFB45⊧	S5DFB450_ACCF1EFA_37BCC833_CEAC6298								
Found2key4[127:0]	'h cc75F2D⊁	CC75F2DB	60BREC21_57062412_5	99aa468a						
Round2key5(127:0)	'h 702F8c3⊧	702#8035	10956014_47934406_1	0E39028c						
E Round2key6(127:0)	'h 4258E82⊧	4258E828_	52cD883c_155Ecc3A_(	B67CEB6						
B Bound2key7[127:0]	'h 87D3A63⊧	87D3A637_	D51E2E08_0040E231_0	06272087						
E 6 Round2key8[127:0]	'h cBA2B11⊧	CBA2B11C_	1EBC9F17_DEFC7D26_D	50551A1						
El Tound2key9[127:0]	'h 6973831)	6973831r_77cr1c08_A933612z_7cz8308r								
E Round2key10[127:0]	'h c477 <b>r</b> 00⊧	C477F00F	B3B8EC07_1A8B8D29_(	5663BDA6						

Fig.11 Simulation Waveform of the Basic AES Encryption

Fig.9,10 & 11 represents simulation waveform 128 bit AddroundKey, Counter Mode, Basic AES Encryption.

Fig.12 shows the simulation waveform of the Basic AES Decryption & fig. 13 represents AES	_CTR simulation
waveform.	

Naseline▼=0 ¶Cursor-Baseline▼=36ns		Baseline = 0									
Jame <del>√</del>	Cursor <del>▼</del>	0  1ns  2ns  3ns  4ns  5ns  6ns  7ns  8ns  9ns  10ns									
∃ <b>⊣,</b> ∰ Cipher_Text[127:0]	'h 0000000▶	0000000_00000000_0000000_0000001									
∃ <b>-¦∭</b> Key[127:0]	'h 0000000⊧	0000000_00000000_0000000_0000001									
∃ 🙀 Plain_Text[127:0]	'h 7B13868▶	7B138688_980F1A8F_D92538AB_13EAD92F									
	'h 62637c6⊧	62637c63_62637c63_62637c63_62637c62									
	'h 9B73D6c⊧	9873D6C> (9873D6C9_F910AAAA_9873D6C9_F910AAAB									
	'h 55DFB45⊧	55DFB450_ACCF1EFA_37BCC833_CEAC6298									
	'h cc75 <b>F</b> 2D▶	CC75F2DB_60BAEC21_57062412_99AA468A									
	'h 702 <b>F</b> 8c3⊧	702F8c35_10956014_47934406_DE39028c									
E hound2key6[127:0]	'h 4258E82⊧	4258E828_52cd883c_155Ecc3A_cB67cEB6									
	'h 87D3A63▶	87D3A637_D51E2E0B_c040E231_0B272c87									
E 6 Round2key8[127:0]	'h CBA2B11⊧	CBA2B11C_1EBC9F17_DEFC7D26_D5DB51A1									
E hound2key9[127:0]	'h 6973831⊧	6973831F_77cF1c08_A933612E_7cE8308F									
Round2key10[127:0]	'h c477F00⊧	C477F00F_B3B8EC07_1A8B8D29_6663BDA6									

Fig.12 Simulation Waveform of the Basic AES Decryption

Baseline ▼= 0 End Cursor-Baseline ▼= 20ns		Baseline = 0
Name <del>-</del>	Cursor <del>▼</del>	0  2ns  4ns  6ns  8ns  10ns  12ns  14ns  16ns  18ns
⊞ 💼 A(127:0)	'b 10101100_1101▶	(00010010_00110100_10101011_110011) (10101100_11011111_10101011_1100110)
🕀 🌆 B[127:0]	'b 00011011_1101⊧	(10011100_00011011_00100100_011011)
🕀 🎼 Ciphertext[127:0]	'b 00011011_1101▶	(10011100_00011011_00100100_011011) (00011011_11011100_01111111_0001011)
🕀 🚓 🗊 Const[31:0]	'b 10101100_1101▶	(00010010_00110100_10101011_110011)
🕀 🎝 Key[127:0]	'Ъ 00000000_0000▶	(11111111_1111111_1111111_11111) <b>)</b> 00000000_00000000_00000000_0000000)
	'Ъ 00000000_0000♪	(00000000_00000000_000000000000) ¥00000000_00000000_00000000)

Fig. 13 Simulation Waveform of the AES\_CTR

The AES & AES-CTR design were modelled and synthesized used TSMC'S 180nm standard cell library using RTL complier & physical design implementation using SOC Encounter Digital. Drastic improvement of power and area are abided along with the improvement of security of the entire system.

### **VOverall AES/AES\_CTR Implementation**

The AES algorithm is implemented using a single Substitute Byte and on the fly key generation is used in this implementation because the pre-computed key generation takes extra memory to store the keys for all rounds of operation. And it is used for key generation and Mixcolumn implementation. A single S-Box is used to implement the AES Algorithm. The Substitute byte uses the S-Box 16 times to transform the input 128 bit data. Similarly the Key Schedule block repetitively used the S-Box 4 times. The ShiftRows operation is included in the Substitute Byte. So there is no need of extra registers to store the values. The individual blocks in the S-Box are grouped together so that the number of transitions as well as the gates is reduced. The S-Box and the Mixcolumn are implemented with minimum number of XOR gates so as to reduce the internal transitions which consumes less power. By making use of AES\_CTR mode and minimization of number of operations in the AES algorithm results in achieving low power in this implementation. The implementation results of AES encryption and decryption in 0.18 µm is shown in Table II, III,IV& V.

Table.II: Power Evaluation of AES/A	ES_CTR
-------------------------------------	--------

INTERNAL	SWITCHING	LEAKAGE (mW)	NET	TOTAL
(mW)	(mW)		(mW)	(mW)
624	1019.4	.045	395.39	1019.435

INTERNAL	SWITCHING	LEAKAGE (mW)	NET	TOTAL
(mW)	(mW)		(mW)	(mW)
566.87	919.21	.045	352.33	919.245

# Pre Layout (AES\_CTR)

Table.III: Power Evaluation of AES/AES\_CTR

– Post layout (AES)				
INTERNAL (mW)	SWITCHING (mW)	LEAKAGE (mW)	TOTAL (mW)	
497.6	299.1	.1152	1020.435	

## Post Layout (AES\_CTR)

INTERNAL (mW)	SWITCHING (mW)	LEAKAGE (mW)	TOTAL (mW)
516.7	507.1	.08616	1023.8









Fig.15 Instance Power Usage(AES\_CTR)

Table.IV Area Evaluation of AES/AES\_CTR Pre Layout (AES)

TOTAL CELLS	TOTAL AREA (mm <sup>2</sup> )
51740	1140.928

TOTAL CELLS	TOTAL AREA (mm²)	
51932	1146.8163	

# Pre Layout (AES\_CTR)

Table.V Area Evaluation of AES/AES\_CTR Post Layout (AES)

TOTAL CELLS	No. of GATES	GATE AREA (mm²)	TOTAL AREA (mm²)
48336	115212	9.9792	1149.723

TOTAL CELLS	No. Of GATES	GATE AREA (mm²)	TOTAL AREA (mm²)
51932	114920	9.9792	1146.8163

Post Layout (AES\_CTR)

The power consumption is summarized in Table II & III. This is evident from the table that static power is negligible that is desirable. Total power consumption is only 0.29%. The area consumed is found to be 0.25% in 180nm technology.

Fig, 15 & 16 represents Instance power usage of AES & AES-CTR. The complete chip layout after placement and routing in 180nm technology is rendered in fig16,17.. The colored area in the centre is the core area containing placement of standard cells. Boundary corner cells are used to provide power and ground connectivity. On all boundaries input-output pads are shown in fig. 16 & 17. Routing wires are also shown reed colored. Connectivity to power and ground nets that are VDD and VSS pads is also shown in fig.15, 16.



Fig.16 Complete ASIC Chip Layout (AES)



Fig.17 Complete ASIC Chip Layout (AES\_CTR)

## V. Conclusion

In this paper an efficient architecture of the AES algorithm is implemented in order to reduce the area and power when compared with the previous algorithms. But, AES – CTR provides better performance when compared in terms of area & power. Advanced Encryption Standard & AES – CTR architecture for the 128 bit data length and 128 bit key length was designed using Verilog and synthesized with RTL complier, physically design implementation using SOC Encounter. ASIC implementation using 180nm Technology depicts thatdecrease in overallarea and power. This design has a scope of using it in portable devices, where bulk transmission of data is required with high security.

#### References

- [1]. National Inst. of Standards and Technology, "Federal Information Processing Standard Publication 197, the Advanced Encryption Standard(AES),"Nov.2001.
- [2]. Chang.C.I, Hu.C.W, Chang.K.H, Cheng Chen.Y.C and Hsieh.C.C, "High Throughput32-bit AES Implementation in FPGA", pp1806 1809,2008.
- [3]. Samiee.H,Atani.R.E,"A Novel Area-Throughput Optimizes Architecture for the AES International Conference on Electronic Devices, Systems and Applications, pp 29-32, 2011.
- [4]. Luo.A.W, Qing Ming Yi and Min Shi, "Design and Implementation of Area-optimized AES based on FPGA", pp 743-746,2011.
- [5]. Morioka, S., Satoh, A."An Optimized S-Box Circuit Architecture for Low Power AES Design". In: Kaliski Jr., B.S., Koç, Ç.K., Paar, C. (eds.) CHES 2002. LNCS, vol. 2523, pp. 172–186. Springer, Heidelberg (2003).
- [6]. Mestiri, H., Machhout, M., Tourki, R., "Performances of the AES design in 0.18μm CMOS technology," Design & Technology of Integrated Systems in Nanoscale Era (DTIS), 2012 7th International Conference on, vol., no., pp.1-6, 16-18 May 2012.
- [7]. Yunping Liang; Ye Li, "A low-power and cost-effective AES chip design for healthcare devices," Biomedical and Health Informatics (BHI),2012,IEEE-EMBSInternational Conference on, pp.795-798, 5-7 Jan. 2012.
  [8]. Zhen-rong LI, Yi-qi ZHUANG, Chao ZHANG, Gang JIN "Low-power and area-optimized VLSI implementation of AES
- [8]. Zhen-rong LI, Yi-qi ZHUANG, Chao ZHANG, Gang JIN "Low-power and area-optimized VLSI implementation of AES coprocessor for Zigbee system" The Journal of China Universities of Posts and Telecommunications, Volume 16, Issue 3, June 2009, Pages 89–94.



**P.Sushma** received the B.Tech in Electronics & Communication Engineeringfrom SreeDhatha Engineering college, Andhra Pradesh, India in 2011. She is currentlypursuing the M.Tech. in VLSI Design from SRM .University. Her current research interests include low-powerhigh-performance digital CMOS circuits.



**Dr. J SelvaKumar**, received the B.E in Electronics & Communication Engineering from MADRAS University, India in 1999. He received his M.Tech from Anna University, 2003 & Ph.D. degree from SRM University, 2013 respectively. His current research interests are Low power& Reconfigurable VLSI architecture Design.