Volume-6 ~ Issue-1
- Citation
- Abstract
- Reference
- Full PDF
| Paper Type | : | Research Paper |
| Title | : | Design of 32 bit Parallel Prefix Adders |
| Country | : | India |
| Authors | : | P.Chaitanya kumari, R.Nagendra |
| : | 10.9790/2834-610106 ![]() |
|
Abstract: In this paper, we propose 32 bit Kogge-Stone, Brent-Kung, Ladner-Fischer parallel prefix adders. In general N-bit adders like Ripple Carry Adders (slow adders compare to other adders), and Carry Look Ahead adders (area consuming adders) are used in earlier days. But now the most Industries are using parallel prefix adders because of their advantages compare to other adders. Parallel prefix adders are faster and area efficient. Parallel prefix adder is a technique for increasing the speed in DSP processor while performing addition. We simulate and synthesis different types of 32-bit prefix adders using Xilinx ISE 10.1i tool. By using these synthesis results, we noted the performance parameters like number of LUTs and delay. We compare these three adders in terms of LUTs (represents area) and delay values.
Keywords− prefix adder, carry operator, Kogge-Stone, Brent-Kung, Ladner-Fischer.
[1] Y. Choi, "Parallel Prefix Adder Design", Proc. 17th IEEE Symposium on Computer Arithmetic, pp 90-98, 27th June 2005.
[2] R. P. Brent and H. T. Kung, "A regular layout for parallel adders", IEEE trans, computers, Vol.C-31,pp. 260-264,.March 1982.
[3] Kogge P, Stone H, "A parallel algorithm for the efficient solution of a general class Recurrence relations," IEEE Trans. Computers, Vol.C-22, pp 786-793,Aug. 1973.
[4] R. Zimmermann, "Non-heuristic operation and synthesis of parallel-prefix adders," in International workshop on logic and architecture synthesis, December 1996,pp. 123-132.
[5] C.Nagendra, M. J. Irwin, and R. M. Owens, "Area -Time-Power tradeoffs in parallel adders", Trans. Circuits Syst. II, vol.43, pp. 689– 702 Oct.1996.
[6] R. Ladner and M. Fischer, "Parallel prefix computation, Journal of ACM.La.Jolla CA,Vol.27,pp.831-838,October 1980.
[7] Reto Zimmermann. Binary Adder Architectures for Cell-Based VLSI an their Synthesis. Hartung-Gorre, 1998.
[8] Y. Choi, "Parallel Prefix Adder Design," Proc. 17th IEEE Symposium on Computer Arithmetic, pp 90-98, 27th June 2005.
[9] D. Harris, "A taxonomy of parallel prefix networks," in Signals, Systems and Computers,2003. Conference Record of Thirty Seventh Asilomar Conference on, vol. 2, the Nov. 2003,pp.2217.
[10] N. H. E. Weste and D. Harris, CMOS VLSI Design, 4th edition, Pearson Addison-Wesley, 2011.
- Citation
- Abstract
- Reference
- Full PDF
Abstract: In this paper, a new design of rectangular microstrip patch antenna (RMPA) without slot, with slots and array is proposed and analyzed. The designed antenna has been simulated using HFSS software. The simulated results for return loss, radiation pattern and gain are presented and discussed. The bandwidth of proposed antenna is 2.4GHz-5.9GHz for VSWR(voltage standing wave ratio)<2 is achieved on the basis of <-10dB return loss as an acceptable reference in wireless applications which cover worldwide interoperability for microwave access (WiMAX) and wireless local area network (WLAN) and other applications. Gain of 10dB is achieved for antenna array.
Keywords- Array, Microstrip antenna, WLAN, WiMAX
[1] Balanis CA. Antenna theory, analysis and design. New York: John Wiley & Sons, Inc.; 1997.
[2] Lee Cheng-Tse, Wong Kin-Lu. Uniplanar printed coupled-fed PIFA with a band-notching slit for WLAN/WiMAX operation in the laptop computer. IEEE Trans Antennas Propagat 2009;57(4).
[3] Jan Jen-Yea, Wang Liang-Chin. Printed wideband rhombus slot antenna with a pair of parasitic strips for multiband applications. IEEE Trans Antennas Propagat 2009;57(4).
[4] Chu Qing-Xin, Yang Ying-Ying. A compact ultrawideband antenna with 3.4/5.5 GHz dual band-notched characteristics. IEEE Trans Antennas Propagat 2008;56(124).
[5] Kuo Yen-Liang, Wong Kin-Lu. Printed double-T monopole antenna for 2.4/5.2 GHz dual-band WLAN operations. IEEE Trans Antenna Wireless Propagat 2003;51(9).
[6] Chen Horng-Dean, Chen Jin-Sen, Cheng Yuan-Tung. Modified inverted-L monopole antenna for 2.4–5 GHz dual-band operations. Electron Lett 2003;39(22)
. [7] Bhatti Rashid Ahmad, Im Yun-Taek, Park Seong-Ook. Compact PIFA for mobile terminals supporting multiple cellular and non-cellular standards. IEEE Trans Antenna Wireless Propagat 2003;57(9).
- Citation
- Abstract
- Reference
- Full PDF
Abstract: This paper discusses the methodology for a project named "Speech Recognized Automation System using Speaker Identification through wireless communication". This project gives the design of Automation system using wireless communication and speaker recognition using Matlab code. Straightforward programming interface of Matlab makes it an ideal tool for speech analysis in project. This automation system is useful for home appliances as well as in industry. This paper discusses the overall design of a wireless automation system which is built and implemented. The speech recognition centers on recognition of speech commands stored in data base of Matlab and it is matched with incoming voice command of speaker. Mel Frequency Cepstral Coefficient (MFCC) algorithm is used to recognize the speech of speaker and to extract features of speech. It uses low-power RF ZigBee transceiver wireless communication modules which are relatively cheap. This automation system is intended to control lights, fans and other electrical appliances in a home or office using speech commands like Light, Fan etc. Further, if security is not big issue then Speech processor is used to control the appliances without speaker identification.
Keywords — Automation system, MATLAB code, MFCC, speaker identification, ZigBee transceiver
[1] Abhishek Thakur, Neeru Singla, "Design of Matlab-Based Automatic Speaker Recognition and Control System", International Journal Of Advanced Engineering Sciences And Technologies, Vol no. 8, issue no. 1.
[2] Design Of An Automatic Speaker Recognition System Using MFCC, Vector Quantization And LBG Algorithm, Ch.Srinivasa Kumar et al. / International Journal on Computer Science and Engineering (IJCSE).
[3] Lindasalwa Muda, Mumtaj Begam and I. Elamvazuthi, "Voice Recognition Algorithms using Mel Frequency Cepstral Coefficient (MFCC) and Dynamic Time Warping (DTW) Techniques", Journal Of Computing, Volume 2, Issue 3, March 2010, Issn 2151-9617.
[4] Rojas-Rodríguez Rafael, Aceves-Pérez Rita1, Cortés-Aburto Obed, García-Meneses Carlos1, Vela-Valdés Luis, "Development and integration of automated systems aimed to the comfort of seniors and people with disabilities" International Conference on Intelligent Environments, pp339-342,2012.
[5] Rabiner L. R. and Schafer R. W., Digital Processing of Speech Signals,New Jersey, US: Prentice Hall Inc, 1978.
[6] Augusto J. C. and Nugent C. D., "Smart homes can be smarter", in Lecture Notes in Artificial Intelligence. Germany vol. 4008, pp 1-15, May 2006.
[7] "XBee-2.5-Manual," ZigBee RF communication protocol. (2008). [8] Algimantas R., Ratkevicius K. and Rudzionis V, "Voice interactive systems", in The Engineering Handbook of Smart Technology for Aging, Disability and Independence USA, pp 281-296, 2008.
[9] Vovos A. Kladis B.and Fakotakis N.D., "Speech operated smart-home control system for users with special needs", in Proc. INTERSPEECH, pp.193-196, 2005.
[10] Sixmith A., "Modeling the well being of older people" in The Engineering Handbook of Smart Technology for Aging, Disability and Independence USA, pp 569-584, 2008.
