A Survey and an Approach for Content-Addressable Memory Design Based Fast Image-Feature Learning System

S.Bhargav Kumar
Assistant Professor, ECE Department, Sridevi Women's Engineering college, Hyderabad, Telangana
Corresponding Author: S.Bhargav Kumar

Abstract: The speed of Content-Addressable Memories (CAMs), here the content is an image data or image feature, is a kind of struggle to logical processors data. The processor architecture must also have increasing capabilities to cope with the fast computational algorithms, data storage and sensing, content detection and diagnosis and improved search based memory designs. The focus of this work is fast computations and search based designs for CAMs. Proposed EB-CAM will be analyzed using IC design tools in 90nm technology, using Verilog hardware description language and usage of Cadence for layout generation and parasitic extraction of the circuit components.

Keywords- Image analysis, Feature Learning, Content-Addressable Memory, Processor Hardware, High Speed, Low Power, Pattern Search, Parallel Registers

I. Introduction

Content-addressable memory (CAM) and associative memory (AM) are types of storage structures that allow searching by content as opposed to searching by address. Such memory structures are used in diverse applications ranging from branch prediction in a processor to complex pattern recognition.

The main contribution of this work is divided in two parts:
(i) reduction in match line (ML) sensing energy, and
(ii) static-power reduction techniques.

The ML sensing energy is reduced by employing
(i) positive-feedback ML sense amplifiers (MLSAs),
(ii) low-capacitance comparison logic, and
(iii) low-power ML-segmentation techniques.

The proposed method can be implemented on hardware based solutions to improve the software-based algorithms. Proposed EB-CAM performs fast content searching than commercially available CAMs by using a unique SearchRegisterLogic() Circuit to achieve high speed content searching, utilizing less CAMclk() cycles, these makes the proposed VLSI architecture and implementation technique to improve the content diagnosis process.

II. Objectives Of The Proposed Work

Eight Bit-CAM design with a search register scanning algorithm is presented to improve the performance of CAM for low power VLSI architectures.

EB-CAM design salient features are:

Feature 1  VLSI architecture and implementation technique to improve the content diagnosis process by minimizing path_delay() and lookup_delay().

Feature 2  A unique SearchRegisterLogic() Circuit to achieve high speed content searching, utilizing less CAMclk() cycles.

Feature 3  Design of EB-CAM performs fast content searching than commercially available CAMs.

Feature 4  The chip level floor plan of proposed EB-CAM utilized less area in a pipelined fashion.
III. Proposed Methodology

A. Content Modeling:
When a content is received by EB-CAM, to perform a gated clock division routing algorithm at every routing, content patterns were determined at every path based on the content size and capacity. The following steps shows the proposed content prediction procedure,

Define : \( C_{pr} \) Content Predicting

Allocate prefix or postfix 0's in the presence of any over or under bits of the Content Pattern result and move this content into 8-bit search register,

For Path A and C perform high payload processing, utilizing the maximum high levels of EB-CAM registers performance,

For Path A and B perform high parallel processing, utilizing the maximum high density of EB-CAM throughput, and

For Path A, B and C perform high word content predicting in the manageable clock levels.

Output : Content Pattern predictions

These Content Pattern predictions were proceeded to parallel matching search register logic to perform pattern-of-random architecture, using \( P_{or} \) matching frames through \( S_{RL} \) diagnose method and Pattern Detection.

B. Parallel Matching Search Register Logic:
The following steps shows the EB-CAM pattern-of-random architecture procedure

Define : \( P_{or} \) pattern-of-random and \( P_d \) Pattern Detection

Analysis 01 : \( P_{or} \)

Perform content matching based on the Filter Actions set by \( P_{or} \).

Action : Negotiation with Presence : In this approach, use of priority encoder is designed to detect the content arbitrary matching with the EB-CAM. This approach results in the reduction of worst case delays, in contrast reducing the power utilizations.

Action : Negotiation with Absence : In this approach, the content entries are non-pipelined to detect the longest matching entries with the EB-CAM. This approach results in lowering the computation delays, in contrast reducing the execution time of the algorithm.

Action : Presence : In this approach, the content focus on frequency of matching table entry to list the corresponding number of repeated bit or watch matching is considered with the EB-CAM. This approach results in the efficient content scanning, resulting in sophisticated EB-CAM content matching.

Output : Content Loading and Content Word Retrieval

The performance of \( R_{or} \) is stated by Parallel Matching Search Register Logic. In this logic, the operations performed are RegisterRead0(), RegisterRead1(), RegisterWrite0(), RegisterWrite1(), RegisterMatch0() and RegisterMatch1(), which are tabulated in table 1.

| Table 1 : Parallel Matching Search Register Logic procedure |
|-------------|---|---|---|---|---|---|
| Operation    | \( R_{or} \) | \( ML \) | \( S_{RL} \) |
| RegisterRead0() | 0 | 1 | 0 | 1 | \( S_{RL} \) (1) |
| RegisterRead1() | 1 | 0 | 1 | 0 | \( S_{RL} \) (0) |
| RegisterWrite0() | 0 | 0 | 0 | 1 | \( s0 \) |
| RegisterWrite1() | 0 | 1 | 1 | 0 | \( S_{RL} \) (1) |
| RegisterMatch0() | 1 | 0 | 0 | 1 | \( S_{RL} \) (0) |
| RegisterMatch1() | 1 | 1 | 1 | 0 | \( s1 \) |

C. Operation of Single Bit EB-CAM architecture

For single cycle operation, as shown in figure 1, the process is

Process 1 During the Match_Operation(), search of EB-CAM for a match to an input \( Search\_Content() \) is performed. The output is \( MTrue() \) signal associated with associated \( Match\_Valid() \) with an encoded bus of one match EB-CAM cell.

Process 2 During the NonMatch_Operation(), search of EB-CAM for a match to an input \( Search\_Content() \) is performed. The output is \( MFalse() \) signal associated with associated \( Match\_Valid() \) with an encoded bus of one match EB-CAM cell.
D. Operating modes of Single Bit EB-CAM cell Design

The proposed EB-CAM Cell for Single Bit Design is shown in figure 2. Single Bit Cell consists of three NMOS transistors, one PMOS transistor and two stacked capacitors. Four of the transistors are denoted by mw0, mw1, ms0, ms1. The stacked capacitors are used to store the charges of ms0 and ms1 transistor charges. The PMOS transistor ms1 drain is connected to V_{dd} : supply voltage and third NMOS transistor ms0 drain is connected to ground. Bit lines represented by Bit and Bit are supplied with the single-bit Search_Content() are supplied with content for write and search operations. Word line (WL) access write access to each EB-CAM operation. The Match Line (ML) is accessed to read Search_Content()
The modes of content search operation is as follows:

**Mode 1** As shown in figure 3 a), if Bit, Bit and ML are charged to H with their respective proportional power supply and content, a *MTrue()* operation will be validated.

**Mode 2** As shown in figure 3 b), if Bit and Bit are charged with H and L, and ML is in varying intermediate level of discharging status, a *Invalid multipleMatch_Operation()* operation will be validated.

**Mode 3** As shown in figure 3 c), if Bit and Bit are charged with L and H, and ML is in fixed level of discharging status, a *Valid multipleMatch_Operation()* operation will be validated.

**Mode 4** As shown in figure 3 d), if Bit and Bit are charged to L with their respective proportional power supply and content, and ML is at complete discharging status, a *MFalse()* operation will be validated.

The discharging of Bit and Bit will drive the ML to a H position, during this state of operation, if any *Search_Content()* is enabled, the Bit will get H level through ms0 and cw0 from ML line. Similarly if the Bit gets L level through ms0 and cw0, Bit will get charged to H and Bit will get charged to L, the content in memory will result in to out of bit lines.

**IV. Results And Discussions**

EB-CAM is designed and simulated using IC design tools in 90nm technology. After designing EB-CAM at the architectural level, behavioural and functional verifications will be done using the Verilog hardware description language, with layout generation and parasitic extraction of the circuit components of all proposed EB-CAM using Cadence.

**Table 2: EB-CAM (2048-bit) Performance Statistics**

<table>
<thead>
<tr>
<th>Design</th>
<th>Implementation</th>
<th>Performance</th>
<th>Min. Cycle (ns)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Combinational Modules</td>
<td>Sequential Modules</td>
<td>Device (%)</td>
<td>Max. Frequency (MHz)</td>
</tr>
<tr>
<td>512x8 Distributed RAM</td>
<td>2642</td>
<td>2202</td>
<td>61</td>
</tr>
<tr>
<td>1024x8 Distributed RAM</td>
<td>5668</td>
<td>4608</td>
<td>102</td>
</tr>
<tr>
<td>2048x8 Distributed RAM</td>
<td>11436</td>
<td>9016</td>
<td>202</td>
</tr>
</tbody>
</table>

**Table 3: EB-CAM (2048-bit) Design Statistics**

<table>
<thead>
<tr>
<th></th>
<th>Power Consumption (For 3.5 ns search time)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>( V_{\text{max}} )</td>
</tr>
<tr>
<td>512x8 Distributed RAM</td>
<td>0-0.6V</td>
</tr>
<tr>
<td>1024x8</td>
<td>0-0.45V</td>
</tr>
</tbody>
</table>
Table 2 and table 3, shows the suggested EB-CAM (2048-bit) Performance and Design Statistics. As shown in table 3, with the value of \( V_{\text{bias}} = 0 \) V - 0.6 V, the current produced at ML increases rapidly, causing \( V_{\text{ML}} \) to rise in turn. Thus increasing the \( \text{Search} \_\text{Content}() \) speed ie., fast speed and energy saving per search ie., low power. The value of \( V_{\text{bias}} \) is made adjustable through a sequential module EB-CAM cell to provide low power utilization and fast speed content searching.

V. Conclusions
In this research work, the proposed EB-CAM design allocates a variable \( V_{\text{bias}} \) power to content search based on parallel match searching and finding the number of mismatched bits in each EB-CAM word cell. During content searching, Invalid multipleMatch\_Operation() and MFalse() operation utilizes very less power of total 0.25 \( V_{\text{bias}} \), results in a power reduction for faster clock speed performance. The suggested EB-CAM design can be implemented in a 64K word x 288-bit CAM for a 90nm 1.2-V CMOS logic process, for a 3.5 ns search time on s 6Mbit EB-CAM word, the proposed design utilizes minimum 60% less power comparatively with other distributed RAM's.

Finally, the proposed EB-CAM design allows a variable \( V_{\text{bias}} \) scheme to improve the content search speed and reduce the power per search.

Reference