Managing Editor Board
- Dr. B. D. Venkataraama Reddy
  Dept. of ECE, MITS, A.P, India
- Dr. Mohsin Khan
  Rural Education and Development Foundation, Pakistan
- Dr. S. Sasi Kumar
  Anna University, India
- Dr. P. Karthigaikumar
  Karunya University, India
- Dr. Rania Ahmed
  Jazan University, Egypt
- Dr. Roukhe Hassane
  Ismaac, Malaysia
- Dr. Aleksandr Cario
  West Pomeranian University of Technology, Szczecin, Poland
- Dr. Swapnadipt De
  Jadavpur University, India

Contact Us
Website URL: www.iosrjournals.org
Email: iosrjournals@gmail.com
Support@iosrmail.org

Qatar Office:
IOSR Journals
Salwa Road
Near to KFC and Aziz Petrol Station,
DOHA, Qatar

India Office:
IOSR Journals
SC-90 A, Shastri Nagar,
Ghaziabad, UP, India

Australia Office:
43, Ring Road,
Richmond Vic 3121,
Australia

New York Office:
8th floor, Straight hub,
NS Road, New York,
NY 10003-9595

Contents:

- Design of RSA Processor and Field Arithmetic of ECC with Vedic Multipliers for Nodes in Wireless Sensor Networks
  Leelavathi G, Shaila K, Venugopal K R
  01-15

- Analysis of the Performance of Classifiers on Wavelet Features with PCA and GA for the Detection of Breast Cancer in Ultrasound Images
  Nanda S, Sukumar M
  16-24

- Hindi Optical Character Recognition For Printed Documents Using Fuzzy K-Nearest Neighbor Algorithm: A Problem Approach In Character Segmentation
  Prof. Amit Chakri, Kajal Kumari, Shubham Kanjujiya, Pragya Sahu, Nishtha Rindani
  25-34

- Design of Modified Vertical-Horizontal Binary Common Sub-Expression Elimination Algorithm Based On CBL for FIR Filter Application
  M. Dasharath, B. Rajendranaitk And N.S.S. Raddi
  35-42

- Design of Read and Write Operations for 6t Sram Cell
  S.B. Lohesh, K. Megha Chandana, V. Niharika, A. Prathyusha, G. Rohitha
  43-46

- Basic Topologies of MOS Single-Stage Amplifiers. DC Analysis For Maximum Input-Voltage Swing And Amplification
  George P. Patsis
  47-59

- Computation and Analysis of Excitatory Synapse and Integrate & Fire Neuron: 180nm MOSFET and CNFET Technology
  Sushma Srivastava, Shridhar Sahu, S.S. Rathod
  60-72

- MOSFET EKV Verilog-A Model Implementation in Genesys
  George P. Patsis
  73-86