A Detailed Survey on FPGA Implementations of Lifting Based Scheme DWT

Vandit Koshta¹, Mousami Vaibhav Munot², Lalit P. Patil³, D.Dileepan⁴

¹VelTech Dr RR & Dr.SR Technical University, Chennai, CDAC-ACTS, Pune, India,
²Pune Institute of Computer Technology, Pune, India,
³Pune Institute of Computer Technology, Pune, India,
⁴VelTech Dr RR & Dr.SR Technical University, Chennai, India,

Abstract: The role of the compression is to reduce bandwidth requirements for transmission & memory requirements for storage of all forms of data as it would not be practical to put images, audio, video alone on websites without compression. The medical community has many applications in image compression often involving various types of diagnostic imaging. The use of wavelet transform is now well established due to its multi resolution & scaling property. Among the various techniques we have used the lifting scheme as it allows perfect reconstruction by its structure. The aim of this paper is to give a review of VLSI architectures for efficient hardware implementation of wavelet lifting schemes. The inherent in place computation of lifting scheme has many advantages over conventional convolution based DWT. The Discrete Wavelet Transform (DWT) has become a very versatile signal processing tool over the last Decade.

Index Terms: Discrete wavelet transform (DWT), FPGA, lifting scheme.

I. Introduction

Wavelets have been the subject of a great deal of research recently due, in large part, to promising applications in signal processing. Compared to conventional Fourier analysis, signal analysis using the wavelet transform is more effective when analyzing physical situations. There are several trends that are currently motivating the search for improved signal processing using wavelets. A more recent factor has been the rise in the popularity of digital photography, both still image and video. Such applications require techniques that reduce the volume of data while preserving the apparent quality. In order to satisfy the demand for real–time signal or image processing applications, improving the hardware implementations of the discrete wavelet transform has become very important. The lifting scheme is a relatively new, efficient algorithm for calculating the DWT and constructing wavelet bases. The lifting scheme, developed by Sweldens in 1996, was first used as a method to implement a reversible integer DWT. Soon it was found that the lifting scheme could also be used as a new approach to construct biorthogonal wavelet bases [10]. The wavelet bases constructed using the lifting scheme are called second-generation wavelets to distinguish them from the classical wavelets. The second-generation wavelets are no longer created as the translation and dilation of one wavelet function; they can instead be constructed entirely in the spatial domain. The lifting scheme can be used to construct wavelets for grids of arbitrary dimensions and with irregular sampling intervals [12]. Later, Daubechies and Sweldens showed that any wavelet can be factored into lifting steps. By factoring the existing wavelets into lifting steps, the computational complexity can be reduced by up to 50% [11]. Due to the greater efficiency of the new algorithm, the lifting-based 9/7 and 5/3 wavelet filters have also been adopted in the recent JPEG-2000 standard.

II. The DWT

The Discrete wavelet transform is based on time scale representation. It gives multi-resolution [15]. It is implemented by convolution which demands number of computation. At each level, the input data is filtered by 2 related filters to produce two resultant data streams. These data streams are then sub sampled by factor of 2 to reduce the output to the same number of data words as the original signal. The low pass filter output of this result is then further processed by the same two filters and this continues recursively for the desired depth.
III. The Lifting Scheme

Any DWT or two band sub band filter with finite filters \( h(z) \) and \( g(z) \) can be decomposed into lifting steps. The Lifting DWT is a technique to break up the high pass and low pass filters into a sequence of upper and lower triangular matrices and convert the filter implementation into banded matrix multiplication. The transformation is done via lifting steps, entirely in special domain.

Approximations: low-frequency components of the input signal \( x \).
Details: high-frequency components of \( x \).

In lifting scheme, the decomposition is done via 3 lifting steps in the forward transform

Splitting: The input samples is split into even and odd samples
Prediction: The even samples are multiplied by the predict factor and then the results are added to the odd samples to generate the detailed coefficients.
A Detailed Survey on FPGA Implementations of Lifting Based Scheme DWT

Updated: The detailed coefficients computed by the predict step are multiplied by the update factors and then the results are added to the even samples to get the coarse or approximation coefficients.

![Lifting Scheme Diagram]

**IV. Related Work**

M. Nagabushanam, et al proposed a modified lifting scheme for computing the approximation and detailed coefficients of DWT[13]. The modified equations use, right shift operators and 6-bit multipliers. The hierarchy levels in computation are reduced to one; thereby minimizing the delay and increasing throughput. The design implemented on Virtex-5 FPGA operates at 180 MHz and consumes less than 1W of power. The design occupies less than 1% of the LUT resources on FPGA. The architecture developed is suitable for real-time image processing on FPGA platform.

The 9/7 filter processing in Lifting Based DWT has been achieved by Niladri Ghosh and K. Pradeep Vinaik[14]. The whole architecture was optimized in efficient pipeline and parallel design way to speed up and achieve higher hardware utilization. It uses a cascade combination of three 1-D wavelet transform along with a set of on-chip memory buffers between the stages. 2D DWT Lifting Based Implementation using VLSI architecture is designed by core processor Micro blaze and implemented using XILINX platform studio Design suite [1]. The coprocessor Micro blaze is converted into lifting based DWT architecture using Xilinx platform studio in system C language and then tested in Spartan 3EDK FPGA kit. RS232 cable is used for interfacing the test circuit with PC. The concepts of micro blaze processor design and Xilinx platform studio is given in [1]. Here a DWT-based reconfigurable system is designed using the EDK tool. This type of work using EDK can be extended to other applications of embedded system.

Novel architectures for 1-D and 2-D discrete wavelet transform (DWT) by using lifting schemes are presented [2]. An embedded decimation technique is exploited to optimize the architecture for 1-D DWT, which is designed to receive an input and generate an output with the low- and high-frequency components of original data being available alternately. Based on this 1-D DWT architecture, an efficient line-based architecture for 2-D DWT is further proposed by employing parallel and pipeline techniques, with 100% hardware utilization. This 2-D architecture is called fast architecture (FA) that can perform J levels of decomposition for N*N image in approximately 2N^2(1−4−J)/3 internal clock cycles. Moreover, another efficient generic line-based 2-D architecture is proposed by exploiting the parallelism among four sub band transforms in lifting-based 2-D DWT, which can perform J levels of decomposition for N^2*N image in approximately 2N(1−4−J)/3 internal clock cycles, hence it is called high-speed architecture. The throughput rate of the latter is increased by two times when comparing with the former 2-D architecture, but only less additional hardware cost is added. Performance analysis for the designs and comparison results with the other works demonstrate that the proposed 2-D architectures are efficient alternatives in tradeoff among hardware cost, throughput rate, output latency, control complexity, etc. The design is regular, simple, and well suited for VLSI implementation.

Gab Cheon Jung, et al proposed a line based VLSI architecture for real time processing of 2-D lifting discrete wavelet transform(DWT). The architecture computes lifting operation based on state space representation and uses RPA (Recursive Pyramid Algorithm) scheme [3]. As a result, the architecture has the 66.7%-88.9% hardware utilization. The architecture requires 9 multipliers and 12 adders, and 12N internal memory storage for N x N images.

Andreas Savakis and Richard Carbone proposed a flexible hardware architecture for performing the Discrete Wavelet Transform (DWT) on a digital image [4]. The DWT core may be used for image processing operations, such as de-noising and image compression. The DWT core is modeled using MATLAB and VHDL. The VHDL model is synthesized to a Xilinx FPGA to demonstrate hardware functionality. The CDF 5/3 and CDF 9/7 versions of the DWT are both modeled and used as comparisons. The execution time for performing both DWTs is nearly identical at approximately 14 clock cycles per image pixel for one level of DWT decomposition. The hardware area generated for the CDF 5/3 is around 15,000 gates using only 5% of the Xilinx FPGA hardware area, at 2.185 MHz max clock speed and 24 mW power consumption.

Kishore Andra, et al proposed efficient implementation of a set of lifting based wavelet filters [5]. Precision analysis for the set of seven filters proposed by the JPEG2000 verification model has been done.
Precision required to implement the filters using fixed point 2’s complement arithmetic for lossless as well as lossy coding has been determined. After this a unified architecture for implementing this set of filters for both the forward and the inverse transform is proposed.

A parallel-based lifting scheme (PLS) for DWT and its VLSI architecture are presented. The proposed PLS of DWT not only reduces efficiently the critical path but also results in the equality of the forward discrete wavelet transform and inverse discrete wavelet transform implementations. A conclusion can be drawn that the flipping Structure [6] is a special case of the PLS-based implementation.

M Puttaraju proposed architecture, based on new and fast lifting scheme approach for (5, 3) filter in DWT [7], an approach is made proposed architecture for the5/3 Integer2D-DWT to meet the requirements of real-time image processing. As mentioned in CCSDS document for three level decomposition of 9/7 Integer DWT is used to implement 5/3 filter.

K Andra et al proposed an architecture that performs the forward and inverse discrete wavelet transform (DWT) using a lifting-based scheme for the set of seven filters proposed in JPEG2000 [8]. The architecture consists of two row processors, two column processors, and two memory modules. Each processor contains two adders, one multiplier, and one shifter. The architecture has been designed to generate an output every cycle for the JPEG2000 default filters, the architecture has been implemented in behavioral VHDL. The estimated area of the proposed architecture in 0.18- technology is 2.8 mm square, and the estimated frequency of operation is 200 MHz.

This paper presents a method which implements 3-D lifting wavelet by FPGA [9]. This architecture has an efficient pipeline structure to implement high-throughput processing without any on-chip memory/first in first out access. The proposed VLSI architecture is more efficient than the previous proposed architectures in terms of memory access, hardware regularity and simplicity and throughput. This hardware is designed to be used as part of a complete high performance and low power JPEG2000 encoder system for digital cinema applications. In Future, this Architecture could be implemented in FPGA. It is also possible to provide multilevel decomposition for 3D-DWT. Also, Delay in the design would be optimized. This Architecture could also extend to multi level DWT.

V. Observations

A few hardware implementations based on the lifting scheme have been proposed in the last few years. However, these lifting-based architectures are not optimized for that read only one input sample at a time. They typically process pairs of samples. Since many digital systems have only one data bus, it is necessary to develop a lifting-based architecture that is efficient for a single input at a time applications.

Gabor Wavelets seem to be the most probable candidate for feature extraction. But they suffer from certain limitations i.e. they cannot be implemented using Lifting Scheme and secondly the Gabor Wavelets form a non-orthogonal set thus making the computation of wavelet coefficients difficult and expensive.

VI. Conclusion

In this survey paper we have surveyed all the available DWT Lifting Based Scheme VLSI Implementations. The applications of wavelet based coding are opening new vistas in video and other multidimensional signal compression and processing. The main flavours of these designs are minimized storage requirement and memory referencing, low latency and power consumption.

Acknowledgment

The author wishes to thank Mrs. Vaishali Maheshkar and Ms. Jaya Virwani for their counsel in the preparation of this work.

References

[5]. Kishore Andra, Chaitali Chakrabarti, Tinky Acharya, “Efficient Implementation of a set of lifting based wavelet filters,” Arizona State University, Tempe, Arizona, 85287, USA, Intel Corporation, Chandler, Arizona, USA

DOI: 10.9790/4200-05224044 www.iosrjournals.org
A Detailed Survey on FPGA Implementations of Lifting Based Scheme DWT


