Design and Characterization of Third Generation Current Conveyor

Payal Shah¹, Amisha Naik²
¹(Department of EC, LDRP University, Gandhinagar India)
²(Department of EC, Nirma University, Ahmedabad India)

Abstract: This paper presents a low power low voltage positive third generation current conveyor using four simple first generation current conveyors. It is designed and simulated in a standard 0.18um TSMC 1P, 6M CMOS process. This current conveyor design with the help of design architect and IC station (mentor graphics). Its DC, AC and transient analysis is carried out with ELDO tool. Its pre layout and post layout results are also given.

Keywords: Current mode circuit, third generation current conveyor

I. Introduction

For LV, LP applications, current conveyors becoming very popular analogue building block now a days. Current conveyors are operated on the current mode approach [7, 8], which considers the information flowing on time varying currents. Current conveyors overcome many disadvantages of voltage mode op-amp.

1. When signals are widely distributed as voltages, the parasitic capacitances are charged and discharged with the full voltage swing, which limits the speed and increase the power consumption of voltage mode circuits [6].

2. In voltage mode designs the bandwidth is limited at high closed loop gains due to the constant gain-bandwidth product. Furthermore, the limited slew-rate of the operational amplifier affects the large signal, high frequency operation [6].

3. The MOS transistors are more suitable for processing currents rather than voltages [6].

4. MOS current-mirrors are more accurate and less sensitive to process variation than bipolar current-mirrors [5].

A current conveyor has current mode as well as voltage mode applications. Current conveyors are classified mainly in to three types. CC I(first generation current conveyor), CCII(second generation current conveyor), CCIII(third generation current conveyor). It shows below in the matrix form:

\[
\begin{bmatrix}
I_y \\
V_x \\
I_z
\end{bmatrix}
=
\begin{bmatrix}
0 & a & 0 \\
1 & 0 & 0 \\
0 & b & 0
\end{bmatrix}
\begin{bmatrix}
V_y \\
I_x \\
V_z
\end{bmatrix}
\]

If \(a = 1\), \(I_y = I_x\), which shows first generation current conveyor. If \(a = 0\), \(I_y = 0\), which shows second generation current conveyor. If \(a=-1\), \(I_y = -I_x\), which shows third generation current conveyor. \(b = \pm 1\), which shows \(I_z = \pm I_x\), which shows either positive or negative current conveyor.

II. Third generation current conveyor

Third generation current conveyor (CCIII) was proposed by fabre in 1995. Its first CMOS implementation is done by A. Piovaccari. It is shown below in matrix form:

\[
\begin{bmatrix}
I_y \\
V_x \\
I_z
\end{bmatrix}
=
\begin{bmatrix}
0 & -1 & 0 \\
1 & 0 & 0 \\
0 & 1 & 0
\end{bmatrix}
\begin{bmatrix}
V_y \\
I_x \\
V_z
\end{bmatrix}
\]
CCIII works same as CCI except that the currents in ports X and Y flow in opposite directions. Here, Iz current follows current flowing in to the X terminal. It is a push-pull conveyor built from four simple first generation current conveyors [5]. Thus, the X and Y terminal impedances are maintained comparable low [5]. The third generation current conveyors (CCIIIs) can be considered as a current controlled current source with a unity gain [10]. Its schematic view is shown below.

![Schematic of CCIII](image)

This type of the current conveyor is useful to take out the current flowing through a floating branch of a circuit and can be utilized in realization of various multifunction filters, inductance simulation and all pass sections [10]. The dimensions of the MOS transistors are given below in table 1.

<table>
<thead>
<tr>
<th>Table 1. Aspect ratio of transistors of Fig 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>Transistor</td>
</tr>
<tr>
<td>------------</td>
</tr>
<tr>
<td>M3, M8</td>
</tr>
<tr>
<td>M2, M6</td>
</tr>
<tr>
<td>M4, M5</td>
</tr>
<tr>
<td>M7, M9</td>
</tr>
<tr>
<td>M11, M16</td>
</tr>
<tr>
<td>M10, M14</td>
</tr>
<tr>
<td>M12, M13</td>
</tr>
<tr>
<td>M15, M17, M19</td>
</tr>
<tr>
<td>M18</td>
</tr>
</tbody>
</table>

### III. Simulation Results

The performances of presented CCIII are verified by Mentor Graphics simulation program using TSMC 0.18µm CMOS technology. Here ±1.8V input supply is used for the operation of CCIII. For this circuit DC bias current value is set to 5µA.

The main DC and AC characteristics of the CCIII, such as plots of Vx versus Vy, plots of Iz+ and Iy versus Ix, frequency responses of Vx/Vy and Iz+/Ix are obtained.

The DC transfer characteristic of Vx versus Vy is shown in fig. 2. Here input voltage is applied to Y terminal, output is taken from the X terminal with infinite load resistance connected to X terminal [10]. Z terminal is being grounded. Here linearity range is obtained from -1.14V to 1.14V.

Fig. 3 shows DC transfer characteristics for Ix, Iy and Iz+ terminal. To obtained DC current waveforms, terminal X and terminal Z is being short circuited. Here maximum and minimum limits of the current Iz+ is obtained as: Iz+max = 0.93mA, Iz+min = -0.39mA.

Fig. 4 shows the AC characteristics of voltages Vx and Vy.
f_{3db} frequency of (Vx/Vy) is 1.24GHz. Fig.5 shows current waveforms. For (Iz+/Ix), f_{3db} frequency is 80.65Mhz. Fig.6 shows waveforms of trans impedance Rx, Rz as 26.98KΩ and 25.68KΩ respectively. Fig.7 shows transient analysis of voltages Vx, Vy.

Fig.8 shows layout of third generation current conveyor. This layout is simulated using IC station of mentor graphics. Results of post layout are depicted in Table 2.

Table 2 summarized performance characteristics of CCIII.

### IV. Conclusion

CCIII is simulated and analyzed for pre layout and post layout design. It has good gain and high bandwidth. It uses low voltage and consumes low power. Here current gain will be improved by increasing trans impedance at X and Z terminals. Voltage gain will be improved by using modified topologies. By analyzing results, it is assured that current mode circuits give better performance in low voltage low power applications as compared with voltage mode circuits.

### Acknowledgment

I would like to thank Dr. N.M.Devashrayee, coordinator of M. Tech EC- VLSI Design, Institute of Technology, Nirma University for providing encouragement, constant guidance and kind support throughout this time interval. I would like to thank my guide Dr. Amisha Naik from the bottom of my heart who taught me many fundamental theories of current mode circuits. I would like to thank Mr. Prasanna shukla, lab in charge of M. Tech EC VLSI Design for his support.

### References

[4]. Giuseppe Ferri and Nicola C. Guerrini.”Low Voltage Low Power CMOS Current Conveyors” by Pg no.126-128
Fig 3: DC transfer characteristic of \( I_y, I_x \) and \( I_{z+} \).

Fig 4: AC response of voltages \( V_x, V_y \).

Fig 5: AC response of currents \( I_x, I_y, I_{z+} \).
Fig. 6: AC response of trans. impedance Rx, Rz

Fig. 7: Transient analysis of voltages Vx, Vy

Fig. 8: Layout of third generation current conveyor
### Table 2: Performance Characteristic of Fig.1

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Pre layout results</th>
<th>Post layout results</th>
</tr>
</thead>
<tbody>
<tr>
<td>CMOS technology</td>
<td>0.18µm</td>
<td>0.18µm</td>
</tr>
<tr>
<td>Voltage supply</td>
<td>±1.8V</td>
<td>±1.8V</td>
</tr>
<tr>
<td>DC bias current</td>
<td>5 µA</td>
<td>5 µA</td>
</tr>
<tr>
<td>Dynamic swing Vx-Vy</td>
<td>-1.14V to 1.14V</td>
<td>-1.14V to 1.14V</td>
</tr>
<tr>
<td>Dynamic swing Iz+/Ix</td>
<td>0.93mA to -0.39mA</td>
<td>0.93mA to -0.39mA</td>
</tr>
<tr>
<td>Vx/Vy accuracy (voltage gain)</td>
<td>0.95</td>
<td>0.95</td>
</tr>
<tr>
<td>Ix/Iy accuracy</td>
<td>1.05</td>
<td>1.05</td>
</tr>
<tr>
<td>Vx/Vy f_dB</td>
<td>1.24 GHz</td>
<td>1.22GHz</td>
</tr>
<tr>
<td>Iz+/Ix f_dB</td>
<td>80.65MHz</td>
<td>77.81MHz</td>
</tr>
<tr>
<td>Trans impedance(Rx)</td>
<td>26.988KΩ</td>
<td>26.988KΩ</td>
</tr>
<tr>
<td>Trans impedance(Rz)</td>
<td>25.68KΩ</td>
<td>25.68KΩ</td>
</tr>
<tr>
<td>Power dissipation</td>
<td>256.64µwatt</td>
<td>256.67µwatt</td>
</tr>
</tbody>
</table>