VLSI Architecture for MB-OFDM Transmitter

Priyanka Hedao1, Dr. U. M. Gokhale2, Prof. Shweta Thakur3
1,2,3Department of Electronics & Telecommunication Engg, GHRITW, Nagpur, India.

Abstract: (MB-OFDM) Multi-Band Orthogonal Frequency Division Multiplexing is a suitable solution for implementation of high speed data transmission in ultra wideband spectrum by dividing the spectrum into available multiple bands. In MB-OFDM system the most important part is base band of transmitter. In this paper introduced the structure of MB-OFDM system transmitter and the design of transmitter baseband based on FPGA is described in detail. Quartus2 which allow the synthesis of Vhdl code on to Alter's FPGA chip or Xilinx's ISE suit for Xilinx's FPGA chip. The results show that all designed modules has achieved the expected purpose both in precision and resource.

Keywords: OFDM, UWB, Scrambler, encoder, puncturer, Interleaver, QPSK, IFFT

I. Introduction

In recent years, UWB communication systems have been getting attention from both the industry and the academia. In Feb 2002, the Federal Communications Commission (FCC) allocated 7,500 MHz of spectrum (from 3.1 GHz to 10.6 GHz) for use by UWB devices [1, 2]. This rules has helped to invent new standardization efforts, like IEEE 802.15.3a [3], that focus for developing high speed wireless communication systems for personal area network. A multi-band orthogonal frequency division multiplexing(MB-OFDM) ultra wideband (UWB) system being consider for physical layer of the new IEEE (WPAN) wireless personal area network standard, IEEE 802.15.3a [3]. 480Mb/s over 1 meter , 220 Mb/s over 4meters , and 110 Mb/s over 10 meters, are the set standard goals at the high data transmission rates.(FPGA)Field programmable gate array technology is not only key technology in digital system, but also plays an important role in application specific integrated circuit (ASIC) design field because of its higher integration and design flexibility and the technical line for the implementation of MB-OFDM transmitter baseband module with Xilinx Virtex II series FPGA is introduced in this paper. It has been proved by the simulation results that the design of MB-OFDM transmitter baseband based on FPGA has good characterizes such as easy implementation, simple structure, high reliability and so on.

Table 1. Summery of PHY requirement

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bit rate (PHY Layer)</td>
<td>110Mbps, 200Mbps, 480Mbps</td>
</tr>
<tr>
<td>Range</td>
<td>10m, 4m, 2m</td>
</tr>
<tr>
<td>Power Consumption (PHY Layer)</td>
<td>100MW, 250MW</td>
</tr>
<tr>
<td>Target bit error rate</td>
<td>10^-5</td>
</tr>
<tr>
<td>Co-located piconets</td>
<td>4</td>
</tr>
</tbody>
</table>

II. Literature Survey

1] Xu Jinsong, Lu Xiaochun, Wu Haitao proposed implementation of MB-OFDM transmitter baseband based on FPGA,2008. They design all modules of MB-OFDM transmitter system using VHDL language, and simulate and verified it using model-sim and later on they synthesis the design using Xilinx Virtex II FPGA, they address the designs approach for all modules in details.

2] Anuj Batra proposed work on design of a multiband OFDM system for realistic UWB channel environments in September 2004. They design and analyze the MB-OFDM system [Tx and Rx] in more details against the AWGN channel variation. They give methodology for finding the data rate against the variation in dist and AWGN channel. Also address the technology process variation [90nm, 130nm] for implementation and analyze for transmitted power and received power with variation in data rate. Give more elaborated parameter analysis for MB-OFDM communication system.
III. MB-OFDM Transmitter Baseband Structure

Fig 1: MB-OFDM transmitter,

3.1 Source of transmitter
We are designing FSM in active HDL for generation of input data obviously input data is in the form of binary number.

3.2 Scrambler

In telecommunication, a scrambler is a device that transposes or inverts signals or otherwise encodes a message at the transmitter to make the message unintelligible.

3.3 Convolutional encoder

In telecommunication, a convolutional code is a type of error-correcting code in which each m-bit information symbol (each m-bit string) to be encoded is transformed into an n-bit symbol, where m/n is the code rate (n ≥ m) length of the code.
3.4 Puncturer

Puncturing is the process of deleting some bits from the codeword according to a puncturing matrix. The puncturing matrix (P) consists of zeros and ones where the zero represents an omitted bit and the puncturing can be applied to both block and convolutional (matlab representation of matrix).

Fig 5. schematic of Puncturing

3.5 Interleaver

An interleaver is a device that rearranges the ordering of sequence of symbols in a deterministic manner. Interleaver is a device that mixes up the symbol from several code words so that the symbol from any given codeword give a random effect. When the Deinterleaver reconstruct the codeword by arranging the received sequence to it’s original order, error burst introduced by the channel are broken up and spread across several codeword. Interleaver were used practically serially concatenated codes and in multipath coding channel to enhance the overall error correcting capability of the coding scheme. They were used differently for the first time in a parallel concatenated code and proved to reduced the number of code words with small distance in a code distance spectrum (i.e. generates less code words with minimum hamming distance).

Fig 6. A block diagram of the various stages of the bit interleaver

3.6 QPSK

QPSK systems need only digital demux circuit. The coded and interleaved binary serial input data will divide into groups of two bits and converted into a complex number representing one of the four QPSK constellation points.

Fig 7. QPSK mapping

3.7 IFFT

IFFT is a core of the baseband of MB-OFDM transmitter. The bit streams will be modulated on various frequencies carrier by IFFT. In many applications high-speed performance is required. The speed enhancement is the key contribution of the main processing blocks in OFDM system. This proposed work will provide high speed data transmission in ultra wideband spectrum by dividing the spectrum available into multiple bands. Field programmable gate array (FPGA) technology is a key technology in digital system.

IV. Frequency Planning And Synthesis Circuit

The frequency planning shown in Fig below was chosen for two specific reasons. First, it allows sufficient guard band on the lower side of band 1 and the upper side of band 3 to simplify the design of a pre-select filter, which is used to attenuate the out-of-band signals.
Fig 8. Example synthesizer architecture that can switch between frequencies within a few nanoseconds.

V. System Parameter

This system is capable of transmitting data at information data rates of 55, 80, 110, 160, 200, 320, and 480 Mb/s. This system employs an OFDM scheme with a total of 128 sub-carriers. From 128 sub-carriers, only 122 tones carry energy. Of the 122 sub-carriers, 100 are devoted to data, 12 are assigned to pilot tones, and the remaining ten are guard tones. In addition, the 122 sub-carriers are modulate during quadrature phase-shift keying (QPSK). By limiting the constellation size to QPSK, we can reduce the internal precision of the digital logic, specifically the (IFFT) inverse fast Fourier transform and FFT, and limit the precision of the ADCs and DACs. This help to reduce the overall complexity of the system.

Fig 9: PER as a function of distance, and FFT size and prefix length for a data rate of 110 Mb/s.

VI. Architecture For A Multiband OFDM System

In Fig 10 shows one realization of a time–frequency code, where the first OFDM symbol is transmitted on sub-band 1, the third OFDM symbol is transmitted on sub-band 2, the fourth OFDM symbol is transmitted on sub-band 1, and so on. For the sake of simplicity, this example shows a multiband OFDM system employing only three sub-bands and using a time–frequency code of length 3. In practice, the time–frequency code can be quite different and much longer in length. The time–frequency codes are used not only to provide frequency diversity in the system, but also to provide multiple access. From Fig. 9,
The guard interval ensures that only a single RF transmit and RF RX chain are needed for all channel environments and all data rates and that there is sufficient time for the TX and RX to switch between the different center frequencies.

VII. Optimul Operating Bandwidth

In Fig. 10, the received signal power as a function of the upper frequency is plotted for a distance of 10 m. From this figure, it can be seen that the received power increases by, at most, 2.0 dB (3.0 dB) when the upper frequency is increased to 7.0GHz (10.5 GHz). results in the RX noise figure increasing by at least 1.0 dB (2.0 dB), however, this comes at the expense of higher complexity and higher power consumption in current CMOS technology.

![Fig 10.1. Received power as a function of upper frequency](image)

**Table 2. Multiband OFDM system parameters**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>110Mb/s</th>
<th>200Mb/s</th>
<th>480Mb/s</th>
</tr>
</thead>
<tbody>
<tr>
<td>constellation</td>
<td>QPSK</td>
<td>QPSK</td>
<td>QPSK</td>
</tr>
<tr>
<td>FFT size</td>
<td>128</td>
<td>128</td>
<td>128</td>
</tr>
<tr>
<td>Coding rate (K=7)</td>
<td>R=11/32</td>
<td>R=5/8</td>
<td>R=3/4</td>
</tr>
<tr>
<td>Frequency domain spreading</td>
<td>No</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>Time-domain spreading</td>
<td>yes</td>
<td>yes</td>
<td>No</td>
</tr>
<tr>
<td>Prefix Length</td>
<td>60.6ns</td>
<td>60.6ns</td>
<td>60.6ns</td>
</tr>
<tr>
<td>Guard Interval</td>
<td>9.5ns</td>
<td>9.5ns</td>
<td>9.5ns</td>
</tr>
<tr>
<td>Symbol Length</td>
<td>312.5ns</td>
<td>312.5ns</td>
<td>312.5ns</td>
</tr>
<tr>
<td>Channel Bit Rate</td>
<td>640Mbps</td>
<td>640Mbps</td>
<td>640Mbps</td>
</tr>
</tbody>
</table>

VIII. Simulation

Using the design methods above, the simulation of each module for MB-OFDM transmitter baseband which has been validated with ALTERA FPGA is given.

![Fig.11 The simulation of the transmitter signal source generation.](image)
This is the input source of system in this waveform we are giving 8bit data which is 01011010. When sellout is one that time seed value is given to the scrambler. when sellout is zero that time eight bit input data is send. Now in below fig. we are increasing the input source that means adding two 8 bit data.

![Simulation of scrambler](image)

**Fig. 11.1** The simulation of the transmitter signal source generation.

![Simulation of Convolutional Encoder](image)

**Fig. 13** Simulation of Convolutional Encoder

![Simulation of Puncturing](image)

**Fig. 14**. the simulation of Puncturing

**Fig. 12** shows the simulation of scrambler. The data out in Fig. 12 is the output of scrambler. Which is indicated by Y seen in Fig. 12, the input data of scrambler is randomized by scrambler. The scrambler has been initialized with the same initialization vector, which is determined from the seed identifier contained in the PLCP header of the received frame [n].

**Fig. 14** shows the simulation of puncturing based on FPGA. After puncturing, the R=1/1 code rate is obtained from R=1/2 bit streams. The various code rates can be achieved by puncturing according to requirements.
The simulation of interleaver is expressed in Fig.15. Data in is the input of interleaver and dataout is the output of interleaver. The order of bit streams is pseudorandom when bit stream passes through interleaver.

Fig. 15 Simulation of Interleaver.

Fig.16 shows the simulation of QPSK mapping. After QPSK mapping, the input bit streams takes two different roads. According to QPSK mapping relation, input data is modulated to complex signal which can be seen from Fig.15.

Fig.16 Simulation of QPSK

The IFFT simulation results are given in Fig.17. The input data is modulated on different sub-carrier by IFFT. It has seven clock signals input in this figure because time (TD) based on radix-2 128-point FFT is selected in this system. The output of IFFT shown in fig. below.

Fig.17 Simulation of IFFT

The simulation of transmitter baseband is shown in Fig.18 and the synthesized report of whole transmitter baseband is obtained in Fig.19. The real and imaginary parts of transmitter baseband output are described by “xk_re” and “xk_im” in Fig.17 respectively. As shown in Fig.18, the occupied resources which uses FPGA to implement MB-OFDM transmitter.
Fig. 18 simulation of Transmitter

Fig. 19 Synthesis report of OFDM

RTL view of baseband of transmitter.

Result show on Altera cyclon2 FPGA kit
IX. Conclusion

This project will implement as system level design in HDL language we will prefer the know language that is VHDL. In FPGA implementation we have to do both things simulation and FPGA realization in that case for that there is a need of FPGA kit either xilinx or Altera. Finally after the compilation it will give an generalized information or result regarding total LE [logical elements] consumes which reflects the size [small/large] of the circuit. RTL view which is nothing but a system overview block diagram, power consumption which is out come of power play analyze tool which is incorporated itself in altera / xilinx , it will give power depending on the switching activity of the signal. Normal power formula is \( P = C \times V_{dd}^2 \times f \) where \( C \) = total capacitance , which is fix obvious. \( V_{dd} \) = fix supply voltage , which is also fix obvious. \( f \) = is switching frequency , which can be control by user.

References

[7]. A. Batra et al., “TI physical layer proposal for IEEE 802.15 task group 3a”;IEEE P802.15-03/142r2-TG3a, Mar. 2003.