Modelling and Simulation of Single Phase Multilevel Inverter with Minimum Power Devices and DC Sources

Deenu.K¹, Kalaivani.M²

¹(Applied Electronics, Dr. Mahalingam College Of Engineering And Technology, Pollachi, India)
²(Applied Electronics, Dr. Mahalingam College Of Engineering And Technology, Pollachi, India)

Abstract: The Multilevel inverter (MLI) are the preferred choice in industry for the application of medium and high power application. Though multilevel inverter has a number of favour and also has disadvantages in the way of achieving the higher power because of using more amount of semiconductor devices. This may lean towards to increase the installation cost and area. Hence to overthrow this problem the new multilevel inverter is introduced with minimum number of power electronic components. The proposed method is appropriate for high power application with minimum quantity of devices. Phase disposition PWM technique is used for switching signal generation. The results are validated using MATLAB/Simulink and it is implemented in SPARTAN FPGA Kit.

Keywords: Multilevel Inverter (MLI), Phase Disposition Pulse Width Modulation, Field Programmable Gate Array (FPGA);

I. Introduction

Now a days, multilevel inverters has drawn large interest from the diligence exhausting medium-voltage and high power solicitations. Multilevel inverters generate many voltage levels. A preferred output voltage waveform can be symphonicized from the multiple voltage levels with low bias, low switching frequency, higher competence, and lower voltage devices.Yet, it requires a huge quantity of circuit modules[1]-[5]. In conservative multilevel inverters, a cascaded H-bridge multilevel inverter (CHB) is the solitary preferred choice to upsurge the amount of output voltage levels. However, the H-bridge cells by increasing the CHB, and it also increases power electronic devices [6]-[7]. The superlative elucidations to generate the highest yield of voltage stages by minimize the quantity of circuit apparatuses in a CHB is to use asymmetrical dc voltage[8]-[9]. The H converters which are coupled to the each phase inverter which is connected to the same DC link by scaling the source with the power of three. Conversely for up surging the voltage level, which increases the dc voltage source. The cascaded transformer is employed [10] with six floating power supplies are used to alleviate this problem. Due to the usage of cascaded transformer the system becomes hulky. To elude this difficulty, the proposed multilevel inverter engaging four floating power supplies are included[11]. Yet to obtain independent dc voltage source, it also requires front end transformer so transformer less circuit topologies are introduced [12]-[18]. In [12], a packed U-cell multilevel inverter topology stood introduced which has reduced amount of circuit components. Furthermore it also requires a bulky capacitor of 5000 μF which hosts the high ripples. Multilevel inverters retaining bidirectional switches with series-linked capacitors was announced in [13]-[14]. Hypothetically, by reducing the number of circuit components, they can achieve a huge amount of output voltage levels up 125 levels. To generate this a modular multilevel converter was proposed in [15]. It has a good modular characteristic; thus, it is flexible to extend to increasing the voltage stages. Nevertheless, by compared with other rival it

Modelling and Simulation of Single Phase Multilevel Inverter with Minimum Power Devices and DC Sources surges the amount of hulking capacitors and switches. A multilevel inverter using series-connected dc voltage sources was recommended in [16]. It includes two stages one of them is a level-spawning stage and second stage is polarity generating part to lessen the switching losses. Yet, it flops to curtail the amount of dc voltage sources by increasing the output voltage stages. A multilevel inverter engaging switched series/parallel dc voltage sources was introduced in [17]. Despite it can growth the amount of output voltage stages, but the switching pattern is multifaceted, and it transmission fatalities will be high. A photovoltaic multilevel inverter using series-linked capacitors was labouring in [18]. It do not clarify about the capacitor voltage balancing. The preceding tactics agreed in [12]-[18] uses series-attached capacitors. This is beneficial to increase the output voltage stages and solves the capacitor voltage destabilizing problematic by minimising the number of independent dc voltage sources. In this manuscript, we introduce a compelling circuit arrangement of a multilevel inverter with a minimised amount of circuit apparatuses. It subsist of a single dc voltage source parallelled to series linked capacitors, two diodes, three switches for incorporating the output voltage levels, and an H-bridge cell. Here, we also propose a modified pulse width modulation (PWM) control strategy to solve the capacitor voltage
destabilizing problem that arose in series connected capacitors. Then the validated output is counterfeit in MATLAB/Simulink and implemented in FPGA kit.

II. Seven Level Pwm Inverter

2.1 Circuit Configuration

Fig. 1 shows a circuit arrangement of the 7-level PWM inverter. The 7-level PWM inverter take on single dc voltage source, which is branched by three series linked capacitors. Each capacitor voltage is equivalently branched to Vdc/3. Then, we can attain the 7-stages in the output voltage wave, i.e., Vdc, 2Vdc/3, Vdc/3, 0, −Vdc/3, −2Vdc/3, and −Vdc.

The H-bridge cell includes switches (S1~S4) is used to regulate the polarity of the output voltage with the highest (or lowest) voltage level, i.e., Vdc (or −Vdc) and remaining voltage levels are generated by S5, S6, and S7.

![Fig. 1. Circuit arrangement of the seven-level PWM inverter.](image)

2.1.1 Generation of Output Voltage Levels

*Level Vdc:* Three series connected capacitors delivers energy to the output load. It discharges through the switches S1 and S5. If an inductive load is used and the load current is streams in opposite direction, then the current streams over D5 and D4, and it energies the capacitor mound.

*Level 2Vdc/3:* Two capacitors voltage C2 and C3 supplies energy to the output load. It discharges over S5, D1, and S1. Here no current flows over during this switching state, when the direction of the load current is opposite. At this moment, the load current streams over D5 and D4, and it energies the capacitor mound.

*Level Vdc/3:* The bottom end capacitor (C3) supplies energy to the output load. It releases over D8, S7, D1, and S4. If the direction of the load current is reverse, the load current streams over D2, S1, D5, and D4.

*Level 0:* To make a zero level, two switching arrangements can be recognized. The voltage elimination is the elementary notion for generate a zero level. When S2 and S4 turn on concurrently, the output voltage becomes zero. The alternate scheme is to turn S1 and S3 on at the same time.

*Level −Vdc/3:* To generate a −Vdc/3 voltage level, the upper end capacitor (C1) carries energy to the output load.

*Level −2Vdc/3:* Two capacitors C1 and C2 carry charges to the output load. When the load current is opposite, it flows through D5 and D3.

*Level −Vdc:* Three series connected capacitors carries energy to the output load. If the direction of load current is reverse, the current streams over D5 and D3, and it charges the capacitor mound.

2.1.2 General Switching Scheme

Fig. 2 shows switching pattern of general phase disposition technique for achieving the 7-level PWM inverter. It contains a reference and three carrier waves. The 3-carrier waves which have the same frequency and but dissimilar amplitudes [19], [20]. By paralleling the reference and each carrier wave, it generates the command signals (Cn, Cn, and Cn). One cycle of the reference voltage is divided into six modes according to the output voltage levels, and the corresponding period (\(P_n\)) for each mode is obtained by

Mode 1: \(P_1 = \theta < \omega t < \theta + \pi\) \hspace{1cm} (1)

Mode 2: \(P_2 = \theta + \pi < \omega t < 2\pi\) \hspace{1cm} (2)

Mode 3: \(P_3 = \omega t < \theta\) \hspace{1cm} (3)

Mode 4: \(P_4 = \pi < \omega t < \pi + \theta\) \hspace{1cm} (4)

Mode 5: \(P_5 = \theta < \omega t < \pi\) \hspace{1cm} (5)

Mode 6: \(P_6 = \omega t < \theta\) \hspace{1cm} (6)
The switching signals $(S_n)$ are generated by the logical combination of $C_a$, $C_b$, $C_c$, and $P_n$. By setting the modulation index larger than 0.66 then determine the switching angles $\theta_n$ to generate period $(P_n)$ of each mode for seven level. By using logical expressions AND, OR, and NOT, each switching signal is generated by

$$S_1 = C_a (P_6 + P_{10}) + C_c \cdot P_3 \quad (7)$$

$$S_2 = C_a (P_1 + P_5) + C_c \cdot P_8 \quad (8)$$

$$S_3 = P_6 + P_7 + P_8 + P_9 + P_{10} \quad (9)$$

$$S_4 = P_1 + P_2 + P_3 + P_4 + P_5 \quad (10)$$

$$S_5 = C_b (P_2 + P_4) + C_c \cdot P_3 \quad (11)$$

$$S_6 = C_b (P_7 + P_9) + C_c \cdot P_8 \quad (12)$$

$$S_7 = C_a (P_1 + P_5 + P_6 + P_{10}) + C_b (P_2 + P_4 + P_7 + P_9) \quad (13)$$

Table I shows switching angle $\theta_n$ according to modulation ratio $M_a$. For generating the seven level a reference wave and 3-carrier waves are used. Therefore, modulation ratio $M_a$ is calculated by

$$M_a = \frac{A_m}{A_c} \quad (14)$$

where $A_c$ is the amplitude of a carrier wave, and $A_m$ is the amplitude of a reference wave. Thus, the output voltage is calculated by

$$v_{out} = M_a \sin \omega t. \quad (15)$$

When $M_a$ is lessened than 0.33, three levels are generated. When $M_a$ is within the interval of 0.33 and 0.66, the output voltage level has five levels, and with an $M_a$ greater than 0.66, it displays seven output voltage stages.
III. FPGA Implementation

The Xilinx ISE design suite 14.3 software used to design the circuit. This software tool for HDL design made by Xilinx intended for synthesis and analysis, then implementing the designer to compile their designs, carry out timing analysis, explore the RTL diagrams, simulate a design's reaction to different stimuli, and design the target device with the programmer. The VHDL code for seven level PWM has been written into the Xilinx ISE design suite. The simulation was validated in the MODELSIM 6.4 a ISE simulator. For generating the sine wave using VHDL program, the values are taken from the Matlab/simulink.

Fig 3. Generation of carrier and reference signal

Then comparing the three carriers and sine wave command signals $C_a, C_b, C_c$ are generated.

Fig 4. Generation of command signal

By using the generated command signal switching signals are simulated. The period ($P_n$) is generated according to the switching angle. By using the logical combination of command signals and period ($P_n$) seven switching signals are generated. Figure 5. shows the generation of switching signal using vhdl coding.

Fig 5. Generation of switching signals
The figure 6 shows the FPGA implementation setup for switching signals using Xilinx SPARTAN6 FPGA kit. The simulated switching signal is displayed by DSO.

**Fig. 6.** FPGA implement setup using Xilinx SPARTAN6 FPGA kit.

The output of generation of seven level switching signals using Xilinx Spartan 6 kit shown in the figure 7-10.

**Fig 7.** FPGA output of switching signals S1 and S2

**Fig 8.** FPGA output of switching signals S3 and S4
The seven level PWM inverter which is also validated using MATLAB/SIMULINK using phase disposition switching technique. Fig 11 shows the simulation diagram of seven level PWM inverter, which includes two subsystem block. One subsystem block contains the switching pattern and other subsystem block includes the circuit diagram then RL load is connected across the output.

The input dc voltage is fixed to dc 150 V; hereafter, each series-linked capacitor voltage is equally energised into dc 50 V. The frequency of an output voltage is set to 60 Hz.

By using the logical operation of command signals and switching angles according to the period seven level PWM inverter output voltage levels are generated.
IV. Conclusion

In this manuscript we projected a PWM multilevel inverter that can meritoriously up surging the number of output voltage levels with a solitary dc voltage source. With the intention of produce the seven-level output voltage, the recommended multilevel inverter requires a single dc voltage source employing three series linked capacitors, two diodes, three active switches for producing the output voltage stages, and an H-bridge cell which is used to generate the polarity. The recommended 7-level PWM inverter can be a best choice, which can auxiliary for the orthodox PWM inverters.

Acknowledgement

First and foremost, we would thank god almighty for blessing us with enthusiasm, courage, knowledge and energy to help us finish our M.E final year project. We thankful to our management for support and guidance and encouragement in making this project possible. Our sincere thanks to all the lecturers who helped us in many ways, gave valuable advises and make our journey easy.

References


