Designing and simulation of low and rapid voltage comparator

Nima Eivaz Ziaei
Nima.Eivazziaei@gmail.com
Electricity-Electronic Department, Azad University branch of Tabriz, Tabriz, Iran

Abstract: Dynamic comparators are used widely in lots of circuits and systems. They have a high speed performance with positive feedback structure. Analog to digital convertors, regulator switches, memories and processors can be mentioned as their applications. Important parameters that are considerable in dynamic comparators are offset voltage, lag time and the speed of comparator. In this article the offset voltage, the compare speed and the lag time of two popular comparator, Strong Arm and Double Thiel, have been surveyed. Finally a rapid and low voltage comparator has been designed. For designed comparator in $V_{cm}=1(mV)$ and $V_{DD}=1.2(V)$ circumstances the lag time and offset voltage have been obtained equal to 162(ps) and 3.65(mV) respectively. The parameters of dynamic comparators were simulated and surveyed by the Cadence Virtuoso XL and Hspice software in nmCMOS 180 technology.

Keywords: offset voltage, kickback noise voltage, lag time, velocity

I. Introduction

Nowadays, along with the electronic science advancement, some circuits are needed to make relationship between the analog and digital world in digital domain. Achieving this aim, therefore, the more comparators are needed. Demand for the low energy consumption, small area for the electronic chipsets and high speed analog-digital convertor, caused the using of dynamic comparator rising, achieving the high speed and low energy consumption.

In this article the lag time of comparators has been assessed, using the analytical analysis. The designers and engineers can determine the effective parameters on lag time and other parameters in comparator performance, using the analytic analysis. A novel comparator in addition to analytic analysis has been designed with an innovative architecture and its performance has been compared with Strong Arm and Double Tail comparators. The comparators are circuits that can recognize the magnitude or the exiguity of signals from the zero reference, maximum or minimum amounts (Tony Chan Carusone, et.al, 2012). Meanwhile, increasing the sensitive and portable sensors in strategic professions such as medicine, biochemistry and etcetera show the necessity of low voltage, rapid and small comparator existence (Yongfu Li, et.al, 2014 and Teknol. Mara, et.al, 2011).

Strong Arm Dynamic comparator

Strong Arm latch has been designed by koubashi in 1993 (Razavi, B. et.al, 2015). This latch is used mainly in analog to digital convertors, amplifiers sense, comparators and the latches with high sensitivity (Nirschl, T.; Schmitt-Landsiedel, D., 2004). These comparators are considerable because of their high input impedance, symmetric swinging output, no static power consumption and the input offset voltage origination from the pair transistors differential input (Razavi, B.et.al, 2015). The circuit performance is as below:

Fig1. Strong Arm comparator Schematic
At reset state, when the CLK=0V, the Mtail transistor turned off and Ms1 and Ms2 transistors turned on. This causes that the OUTp and OUTn nodes being charged for VDD amount. In comparing state when CLK= VDD, the Ms1 and Ms2 transistors turned off and Mtail turn on. At this moment, the voltage of OUTp and OUTn nodes is stalled equals to VDD that compared based on INp and INn voltage deference. For example if the INp> INn, then the current will be Ip> In, that causes the rapid OUTn node discharged towards the OUTp node. When the OUTn node voltage reaches to VDD-Vthp amount, the OUTp node has not been discharged that makes the M4 transistor off and the M6 transistor ON. This charges the OUTp node for VDD amount. Finally the M5 transistor turned off and M3 turned on, charging the OUTp node for VDD amount, using the latch positive feedback property. This causes the f OUTn node all discharge to zero; The vice versa situation will be occurred when the INp< INn.

Fig2. The Strong Arm comparator transient response

As it can be seen in figure 2, the lag time consists of two parts, t₀ and t_latch

\[ t_{\text{delay}} = t_0 + t_{\text{latch}} \]  

(1)

\( t_0 \) shows the CL Capacitor discharge connected to OUTp and OUTn nodes. Until the first transistor of Channel P (M5/M6) turned on, when the INp > INn, the Ip current will be greater than I_n, causes the rapid discharge of OUTn node than the OUTp node; the lag time is stated as below:

\[ t_{\text{delay}} = \frac{C_L|V_{\text{thp}}|}{I_p} \approx 2 \frac{C_L|V_{\text{thp}}|}{I_{\text{tail}}} \]  

(2)

In relation 2 for the small changes, \( \Delta I_{\text{in}} \) it can be written:

\[ I_p = \frac{I_{\text{tail}}}{2} + \Delta I_{\text{in}} \approx I_{\text{tail}} / 2 \]

Second lag time, \( t_{\text{latch}} \), relates to the back to back inverters; this time depends on \( \Delta V_{\text{out}} \) and \( \Delta V_0 \). \( \Delta V_{\text{out}} \) shows the train to train output oscillation at the output discharge (Outn and Outp). \( \Delta V_0 \) shows the internal voltage of the back to back inverters. The lag time of \( t_{\text{latch}} \) stated as below (Choi, R.Y.-K et.al, 2012.):

\[ t_{\text{latch}} = \frac{C_L g_{\text{m,eff}}}{2} \ln \left( \frac{2 \Delta V_{\text{out}}}{\Delta V_0} \right) \]  

(3)

As it can be seen the \( t_{\text{latch}} \) is dependent to the \( \Delta V_{\text{out}} \) and \( \Delta V_0 \) via a Logarithmic relationship. And \( g_{\text{m,eff}} \) is the effective conductivity of two back to back inverters. \( \Delta V_0 \) is the voltage difference of Outn and Outp at \( t= t_0 \) and obtained as below:

\[ \Delta V_0 = [V_{\text{thp}}(t = t_0) - 0]_{\text{out}} - (t = t_0) \]

= \[ V_{\text{thp}} \frac{I_{\text{tn}}}{C_L} \]

= \[ V_{\text{thp}}(1 - \frac{I_n}{I_p}) \]  

(4)

In relation 4 the current difference, \( \Delta I_{\text{in}} = |I_p - I_n| \), is so smaller than \( I_p \) and \( I_n \), therefore it is possible to approximate the \( I_p \) with the half of \( I_{\text{tail}} \), then we have:

\[ \Delta V_{\text{out}} = |V_{\text{thp}}| \frac{\Delta I_{\text{in}}}{I_p} \approx 2|V_{\text{thp}}| \frac{\Delta I_{\text{in}}}{I_{\text{tail}}} \]  

(5)

\[ = 2|V_{\text{thp}}| \frac{2\beta_{\text{source}}}{I_{\text{tail}}} \Delta V_{\text{in}} \]
Designing and simulation of low and rapid voltage comparator

\[ V_{thp} = 2 \sqrt{\frac{\beta_{1,2}}{I_{tail}}} \Delta V_{in} \]  \hspace{1cm} (6)

\( \beta_{1,2} \) is the conductivity coefficient of M1 and M2 transistors. Substituting the 3 and 6 relations we have:

\[ t_{latch} = \frac{C_L}{g_{m,eff}} \ln \left( \frac{\Delta V_{out}}{\sqrt{2} \Delta V_{in} \sqrt{\beta_{1,2} V_{thp}}} \right) \]  \hspace{1cm} (7)

The output voltage oscillation, \( \Delta V_{out} = V_{DD}/2 \) gained from the internal voltage difference \( \Delta V_0 \) at the output voltage drop (Outp and Outn). Therefore the half of voltage resource considered the threshold inverter or SR latch (Bahayan-Mashhadi, 2013). Substituting the relations 1, 2 and 7 we have:

\[ t_{delay} = 2 \frac{C_L}{I_{tail}} \frac{C_L}{g_{m,eff}} \ln \left( \frac{V_{DD}}{2 \Delta V_{in} \sqrt{\beta_{1,2} V_{thp}}} \right) \]  \hspace{1cm} (8)

As it can be seen in relation 8, the lag time dependence on some factors. The lag time has a direct relation to the load capacitor (C\(_L\)). The effect of I\(_{tail}\) is obvious in \( t_0 \) and \( t_{latch} \) it has an inverse relation to \( t_0 \) and a direct relation to \( t_{latch} \) and \( I_{tail}^{-1} \). Generally the lag time is reduced with increasing in I\(_{tail}\). Also the effect of \( \Delta V_{in} \) and \( \Delta V_{out} \) is obvious in \( t_{latch} \). \( V_{in} \) voltage has an indirect relation to the lag time, when the \( V_{in} \) increases the \( I_{tail} \) will increase and the internal voltage decreases subsequently. Unit current tail of this comparator is the negative property. Tail current decreasing causes the \( I_p \) and \( I_n \) reduction subsequently (I\(_{tail} = I_p + I_n\)) and it rises the lag time. For the lag time reduction it is better to increase the I\(_{tail}\) (D. Shinkel et. al, 2007).

**Double tail dynamic comparator**

In this comparator the less back to back transistors have been used than the Strong Arm comparators. Therefore this comparator can have a good performance in low voltage.

This comparator consists of two current tail that upper tail is independent of V\(cm\) (shared voltage). Also it uses two o’clock for the activeness and inactiveness of initial and middle Amplifier that are used as the latch input for the kickback noise effects reduction (Figueiredo, P.M,2006 and Shinkel et. al, 2007).

**Fig3. Double tail comparator schematic**

Circuit performance is as below. The beginning state of circuit is in CLK=0, in this situation the M\(_{tail1}\) and M\(_{tail2}\) turned off and M\(_3\) and M\(_4\) turned on. The C\(_p\) and C\(_n\) nodes being charged via the M\(_3\) and M\(_4\) transistors equal to VDD. As a result of this, the middle class, as a key that consists of M\(_{S1}\) and M\(_{S2}\) transistors, turned on and caused the Out\(_p\) and Out\(_n\) discharging to the zero. The comparing situation take place when the CLK=VDD. In this situation the M\(_1\) and M\(_4\) transistors turned off while the M\(_{tail1}\) and M\(_{tail2}\) turned on. In setting time, the voltage of C\(_p\) and C\(_n\) nodes equal to VDD. The C\(_n\) and C\(_p\) nodes discharge to the zero with \( \frac{I_{tail}}{C_{Cn,p}} \) velocity based on input voltage difference (IN\(_p\) and IN\(_n\)).
In this comparator the lag time based on relation 2 consists of two part. First part relates to the capacitor discharging ($C_{L1,2}$), connected to $Out_{p,n}$ until the first voltage of n-channel transistor reaches to the $V_{thn}$ to turn on ($t_0$). Therefore the $t_0$ obtained as below:

$$t_{delay} = \frac{V_{thn}C_{Lout}}{I_{tail_2}} $$

$I_{D1}$ current in this transistor considered as $M_6$. When the first n-channel transistor turned on, the $Out_{n}$ node voltage discharged to the zero, then the $M_5$ transistor turned off and $M_7$ turned on, caused the $Out_p$ node charging to the VDD amount. The lag time of latch obtained from relation 3. Calculating the internal voltage difference of $\Delta V_0$ at $t_0$ is as below:

$$\Delta V_0 = V_{thn} - \frac{I_{tail_2}}{I_{D2}}  \left(C_{Lout}\right) $$

In upper relation the current difference, $\Delta I_{in} = I_{D1} - I_{D2}$, is so lesser than $I_{D1}$ and $I_{D2}$. Therefore the $I_{D1}$ can be approximated by the half of $I_{tail_2}$ current. Then it can be written:

$$2V_{thn} = \frac{\Delta I_{latch}}{I_{tail_2}}  \left(C_{Lout}\right) $$

As it can be seen in relation 12, the internal voltage difference ($\Delta V_0$) at the moment $t_0$ is dependent on conductivity coefficient of $M_1$ and $M_2$ transistors and the output voltage difference of first class. The output voltage difference of first class obtained as below:

$$\Delta V_{cp,n} = \left[V_{cp}(t = t_0) - V_{cn}(t = t_0)\right]  \left(C_{Lout}\right) $$

In these relations the $I_p$ and $I_n$ relates to the $M_1$ and $M_2$ transistor currents that discharge the $C_p$ and $C_n$ nodes.

$$\Delta I_{in} = g_{ms1,2} \Delta V_{in}  \left(C_{Lcp,n}\right) $$

From the relations 12, 13 and 14 we have:

$$2V_{thn} \left(C_{Lout}\right)  = \frac{\Delta V_0}{g_{ms1,2}  \left(C_{Lcp,n}\right) } $$

The internal voltage difference of latch at $t_0$ moment, depends on input conductivity coefficient of middle class and the capacitor ratio of $C_{Lout}$, $C_{Lcp,n}$ and $I_{tail_2}$. The output voltage oscillation, $\Delta V_{out} = VDD/2$, obtained from the internal voltage, $\Delta V_0$, at the output voltage drop. Therefore the half of voltage resource considered as the threshold inverter or the SR latch (Babayan-Mashhadi, 2013). The lag time obtained from the relations 1, 9 and 15.

$t_{delay} = t_0 + t_{latch}$
Designing and simulation of low and rapid voltage comparator

\[
\Delta V_{Out} = 2 \frac{V_{thn} C_{L} \text{Out}_{1}}{t_{tail} 2} + \frac{C_{L} \text{Out}_{1}}{g_{m,eff}} \ln \left( \frac{V_{thp}}{V_{thp}} \right)
\]

\[
\Delta V_{Out} = 2 \frac{V_{thn} C_{L} \text{Out}_{1}}{t_{tail} 2} + \frac{C_{L} \text{Out}_{1}}{g_{m,eff}} \ln \left( \frac{V_{thp} C_{L} \text{Out}_{1} \cdot t_{tail} 2}{C_{L} \text{Out}_{1} \cdot 1.2 g_{m,eff} 1.2 \Delta V_{in} \cdot 4 V_{thn}} \right)
\]

(16)

**Designed dynamic comparator**

In this comparator the start state is when the CLK=0V, in this condition the M\text{tail1} and M\text{tail2} transistors turned off while MR1 and MR2 transistors turned on. In this state the Out\text{p} and Out\text{n} outputs are charged to VDD. In set state, when the CLK=VDD, the MR1 and MR2 are off while M\text{tail1} and M\text{tail2} turned ON. In this situation the I\text{p} current is bigger than I\text{n}, causes the rapid discharge of Out\text{n} node than the Out\text{p}. When the Out\text{n} voltage reaches to the VDD-V\text{thp} the comparing is begun that M6 transistor turned off and M8 turned ON. In this state Out\text{p} charged to VDD, causes the M7 transistor turned off and M5 turned ON, causes the feedback stability in latch. This comparator consists of two part same as the previous comparators.

---

**Fig5. The designed comparator schematic**

The first part \(t_{o}\), relates to the capacitor discharge time. Upon to relation 2:

\[
\frac{L_{o}}{f_{p}} = \frac{C_{L} \cdot V_{thp}}{f_{p}} \approx 2 \frac{C_{L} \cdot V_{thp}}{t_{tail} 1 + t_{tail} 2}
\]

(17)

Based on relation 17, the capacitor discharge time has the inverse relation to the total current of two current tail, causes the rapid discharge of capacitor and lag time reduction subsequently. The second part \(t_{latch}\) relates to the latch lag time. Upon to the relation 3:

\[
t_{latch} = \frac{C_{L}}{g_{m,eff}} \ln \left( \frac{2 \Delta V_{Out}}{\Delta V_{0}} \right)
\]
Designing and simulation of low and rapid voltage comparator

\[
\Delta V_{in}[Out_p (t = t_0) - Out_n (t = t_0)]
\]
\[
\approx V_{thp} \left( \frac{I_{tail}}{C_L} \right)
\]
\[
\approx V_{thp} \left( \frac{I_{tail}}{V_{thp}} \right)
\]

In upper relation the current difference, \( \Delta I_{in} = I_p - I_n \), is very smaller than \( I_p \) and \( I_n \); therefore the \( I_p \) can be approximated by the half of \( I_{tail1} + I_{tail2} \) current. Therefore it can be written:

\[
\Delta V_{0} = 2V_{thp} \left( \frac{\Delta I_{in}}{I_{tail1} + I_{tail2}} \right)
\]  
(18)

From the relation 11 and 18:

\[
\Delta V_{0} = 2V_{thp} \left( \frac{\Delta I_{in}}{I_{tail1} + I_{tail2}} \right)
\]  
(19)

From the relation 3 and 19:

\[
t_{latch} = \frac{C_L}{g_{m, eff}} \ln \left( \frac{V_{dd}}{V_{thp}} \frac{I_{tail1} + I_{tail2}}{g_{m, eff}} \right)
\]  
(20)

As it can be seen in relation 20, the latch lag time has a direct relation to the total current of tail 1 and 2, also it has an inverse relation to \( M1 \) and \( M2 \) transistors. In this relation the tail 1 current is dependent on input voltage while the tail 2 current is a constant current resource that active and inactive by a clock. The output voltage oscillation, \( \Delta V_{out} = \frac{V_{dd}}{2} \), obtained from the internal voltage, \( \Delta V_{in} \), difference at the output voltage drop. So, half of voltage resource considered as the threshold inverter voltage or SR latch (Babayan and Mashhadi, 2013). We have from 1, 17 and 20:

\[
t_{delay} = t_0 + t_{latch}
\]

\[
t_{delay} = \frac{2C_L |V_{thp}|}{V_{thp} (I_{tail1} + I_{tail2})} + \frac{C_L}{g_{m, eff}} \ln \left( \frac{V_{dd}}{V_{thp}} \frac{I_{tail1} + I_{tail2}}{2g_{m, eff} \Delta V_{in}} \right)
\]  
(21)

As it is obvious in relation 21, the lag time has been reduced than two aforementioned relations, that simulation results approves it.

The comparator’s kickback noise

Basically in comparator circuits, the huge voltage changes in latch nodes is coupled via the para static capacitors of transistor to the comparator circuit entrance. This operation causes the input voltage confusion in comparator and the error in its performance. This error in comparators, is called kickback noise (Figueiredo, P.M et.al, 2006 and Babayan-Mashhadi, 2013). The Strong Arm and the designed comparators have the higher kickback noise error, because they are not isolated from the latch comparator, while the double tail comparator has the small kickback noise because it is isolated from the latch comparator.

![Fig 7. The kickback noise range versus the input voltage domain](image)

Offset voltage of comparators

Offset voltage is the difference of input DC voltage consists of a comparator, APMP and amplifier. Offset voltage in low voltage comparator causes the logical level and undesirable behavior in digital circuit output, subsequently it causes the incorrect performance of comparators and the higher energy consumption.
Therefore the offset voltage should be studied and evaluated in very sensitive applications. The comparators have been optimized in this study and the transistor’s parameters have been considered that an offset standard deviation is equal to 4(mV) with the shared input voltage equal to 1.1(V) (Babayan-Mashhadi, 2013 and D. Shinkelet. al, 2007).

\[
\sigma_{os} = 3.658454 \text{ (mV)}
\]

**Simulation**

In this study the simulation has been performed using the CMOS 0.18um technology, comparing the three Strong Arm, Double Tail and suggested comparator. In figure 8 the lag time and in figure 9 the velocity versus the constant voltage resource (VDD) has been plotted. Also in figure 10 the lag time and in figure 11 the velocity upon to the voltage resource (Vcm, Common Mode Voltage) has been plotted.

**Fig8. The suggested comparator offset (50 times iteration)**

**Fig8. Simulation of lag time (V_{cm}=VDD-0.1(V), \ \square V_\text{in}=50(mV))**
Based on figure 8 the lag time decreases with the voltage resource increasing also the lag time of suggested comparator is lesser than two others as the lag time in comparator 1 at VDD=1.2 (V), increases from 161.037(ps) to 1.18659 (ns) at VDD=0.6 (V). Upon to figure 9 the speed of suggested comparator is more than two others as it speed increases at VDD=0.8(V) from 2.8G/s to 6.2G/s at VDD=1.2(V).
Designing and simulation of low and rapid voltage comparator

Fig 12. Suggested comparator lag time versus the voltage resource

Fig 13. Suggested comparator lag time versus the input voltage resource domain

Table 1. The suggested comparator properties

<table>
<thead>
<tr>
<th>amount</th>
<th>parameter</th>
</tr>
</thead>
<tbody>
<tr>
<td>180-nm CMOS</td>
<td>technology</td>
</tr>
<tr>
<td>1.2 V</td>
<td>Voltage resource</td>
</tr>
<tr>
<td>15.194 (µW)</td>
<td>The amount of energy consumption in 100MHz frequency (Vcm=1.1 V, ∆Vin= 25 mV)</td>
</tr>
<tr>
<td>240.452 (ps)</td>
<td>The worst state of lag time (Vcm=0.6 V, ∆Vin= 1mV)</td>
</tr>
<tr>
<td>3.658454 (mV)</td>
<td>(1-sigma) , (σos) The input voltage offset</td>
</tr>
<tr>
<td>2.44 (fJ)</td>
<td>energy efficiency (Vcm=1.1 V , ∆Vin= 25 mV)</td>
</tr>
<tr>
<td>151.94 (fJ)</td>
<td>Energy in each cycle (Vcm=1.1 V , ∆Vin= 25 mV)</td>
</tr>
<tr>
<td>6.2 (Giga/per second)</td>
<td>Speed (Vcm=1.1 V , ∆Vin= 25 mV)</td>
</tr>
<tr>
<td>23.45 (um) * 14.505 (um)</td>
<td>Approximated chipset area</td>
</tr>
</tbody>
</table>
Table2. Comparing the comparator properties

<table>
<thead>
<tr>
<th>Comparator properties</th>
<th>Suggested Comparator</th>
<th>Double Tail</th>
<th>Strong Arm</th>
<th>Comparator properties</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sampling maximum frequency</td>
<td>900MHz</td>
<td>1.8GHz</td>
<td>900MHz</td>
<td>44 (mV)</td>
</tr>
<tr>
<td>Kickback noise (@(∆Vin=10mV)</td>
<td>3.658454 (mV)</td>
<td>4.357 (mV)</td>
<td>4.02 (mV)</td>
<td>Input voltage offset (Vcm=1.1V)(1-sigma), (mV)</td>
</tr>
</tbody>
</table>

Fig14. The suggested comparator layout

II. Conclusion

In this article, the complete analysis of dynamic comparators has been studied and their terms have been extracted. Also two Strong Arm and Double Tail comparators have been analyzed, and based on analytical analysis a fast and optimized low voltage comparator has been introduced. The simulation results and the comparing performance table show the better performance of suggested comparators than the Strong Arm and Double Tail comparators.

References:

Designing and simulation of low and rapid voltage comparator
