Comparative study of different PWM Strategies for Three Phase three-level Diode Clamped Multi-level Inverter

D. Naveen Kumar1, M. Satyanarayana2

Associate Professor Department of Electrical and Electronics Engineering mGuru Nanak Institutions Technical campus Hyderabad, Telangana, INDIA
Research Assistant Department of Electrical Engineering University College of Engineering Osmania University Hyderabad, Telangana, INDIA

Abstract: This paper presents unipolar pulse width modulation technique with sinusoidal sampling and Space vector pulse width modulation are analyzed for three-phase Diode clamped multi-level inverter from the point of view of the Phase voltages, currents, voltage across the split capacitors and Total harmonic distortion. The necessary calculations for generation of PWM for the two modulation strategies have presented in detail. It is observed that the unipolar modulation ensures excellent, close to optimized pulse distribution results but THD is high compared to SVPWM. Theoretical investigations were confirmed by the digital simulations using MATLAB/SIMULINK software.

Keywords: Three-level diode clamped inverter; unipolar PWM; SVPWM; THD;

I. INTRODUCTION

In the region of high voltage and power, a high quality inverter fed ac drive is more easily obtained by the use of multi-level and in the first turn of three-level inverters. The neutral point clamped three-level inverter topology is presented in Figure 1. Several PWM methods for this inverter have been elaborated previously [1-5]. The pulse width modulation (PWM) strategies are the most effective to control multilevel inverters. The unipolar PWM and space vector PWM are the most preferred PWM control techniques. Even though space vector modulation (SVM) is complicated, it is the preferred method to reduce power losses by decreasing the power electronics devices switching frequency, which can be limited by pulse width modulation. Different aspects of the three-level NPC inverter will be discussed including the inverter topology. The operation theory will be discussed with the aspect of Unipolar PWM and space vector pulse width modulation [6-8].

In this paper the Unipolar PWM and space vector PWM strategy of three-level inverters are compared for THD. The paper mainly deals with the computation and the comparison of the motor harmonic losses of different PWM solutions and with the selection of the solutions providing the best results. Finally, the drive harmonic losses will be compared for each technique.

II. THREE-PHASE NEUTRAL POINT CLAMPED MULTI-LEVEL INVERTER

The three phase neutral point clamped (NPC) or Diode clamped Multi-Level Inverter topology shown in figure 1 by Nabae et al will have
Three-level inverter NPC inverter is shown in Figure 1. Each leg contains four active switches $S_1$ to $S_4$ with anti-parallel diodes $D_1$ to $D_4$. The capacitors at the DC side are used to split the DC input into two, to provide a neutral point N. The clamping diodes can be defined as the diodes connected to the neutral point, $D_{n1}$, $D_{n2}$. When switches $S_2$ and $S_3$ are connected, the output terminal A can be taken to the neutral through one of the clamping diodes. The voltage applied to each of the DC capacitors is $E$, and it equals half of the total DC voltage $V_d$.[13-14]

Switching states pertaining to three-level inverter are shown in Table 1 can represent the operating status of the switches in the three-level NPC inverter. When switching state is ‘2’, it is indicated that upper two switches in leg A connected and the inverter terminal voltage $V_{A0}$, which means the voltage for terminal A with respect to the neutral point Z, is $+E$, whereas ‘0’ denotes that the lower two switches are on, which means $V_{A0} = -E$. When switching state ‘1’, it indicates that the inner two switches $S_2$ and $S_1$ are connected and $V_{A0} = 0$ through the clamping diode, depending on the direction of the load current $i_A$. When $D_{z1}$ is turned on, the load current will be positive ($i_A > 0$ ) and the terminal A will be connected to the neutral point Z through the conduction of $D_{z1}$ and $S_2$. Table 3 shows switching status for leg A. Leg B and leg C have the same concept.[12-14]

A. Unipolar PWM Technique applied to Three-level Diode Clamped Inverter.

The unipolar PWM method offers a good opportunity for the realization of the Three-phase inverter control. In case of the three level inverters it is better to use the unipolar PWM method with three carrier waves.

In such cases the motor harmonic losses will be considerably lower.

In this scheme, the triangular carrier waveform is compared with two reference signals which are positive and negative signal. The basic idea to produce SPWM with unipolar voltage switching is shown in Figure 2. The different between the Bipolar SPWM generators is that the generator uses another comparator to compare between the inverse reference waveform $-V_r$. The process of comparing these two signals to produce the unipolar voltage switching signal is graphically illustrated in Figure 2. In Unipolar voltage switching the output voltage switches between 0 and $V_{dc}$, or between 0 and $-V_{dc}$. This is in contrast to the Bipolar switching strategy in which the output swings between $V_{dc}$ and $-V_{dc}$. As a result, the change in output voltage at each

Figure 2. Uni-polar PWM

B. Three Phase three Level Inverter using Space Vector Modulation Technique

The space vector diagram of any three phase n-level inverter consists of six sectors. Each sector consists of $(n-1)^2$ tri-angles. The tip of the reference vector can be located within any triangle of a sector. Each vertex of any triangle represents a switching vector. A switching vector represents one or more switching states depending on its location. There are $n^3$ switching states in the space vector diagram of n-level inverter. The SVM is performed by suitably selecting and executing the switching states of the triangle for the respective times. It is also known as “Nearest three vector” concept. The performance of the inverter significantly depends on the selection of these switching states.
i. Principle of Operation

The space vector modulation diagram of three-level as shown in figure 3. There are six sectors (S₁ to S₆) in which again each sector is having four regions Aᵢ, Bᵢ, Cᵢ, and Dᵢ where i=1,2…6 corresponding to all sectors and total of 27 i.e. 3³ switching states are available in this space vector diagram. As the level n increase the number of regions in each sector, switching states and on-time calculations will increase. This can be little complex when moving to the higher level.[12]

<table>
<thead>
<tr>
<th>Switching state</th>
<th>Device Switching state (phase A)</th>
<th>Output pole Voltage</th>
</tr>
</thead>
<tbody>
<tr>
<td>2</td>
<td>S₁ on S₂ on S₃ off S₄ off</td>
<td>+E</td>
</tr>
</tbody>
</table>

**Table 1: Definition of Switching States**

![Figure 3: Switching vectors along each sector and region](image1)

![Figure 4: Four regions of sector-1](image2)

![Figure 5: Division of sectors and regions for three-level inverter](image3)
ii. Stationary Space Vectors of three-level Inverter

Three switching states \([1], [0] \text{ and } [2]\) can represent the operation of each leg. By taking all three phases into account, the inverter has a total of 27 possible switching states. Table 4 shows the possibility of three phase switching states that are represented by three letters in square brackets for the inverter phases A, B, and C. Table 3.2 shows the 27 switching states that are shown in Table 2.

<table>
<thead>
<tr>
<th>Space Vector</th>
<th>Switching State</th>
<th>Vector Classification</th>
<th>Vector Magnitude</th>
</tr>
</thead>
<tbody>
<tr>
<td>([2 2 2]), [1 1 1] ([0 0 0])</td>
<td>Zero vectors</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>([100, 211])</td>
<td>Small Vectors</td>
<td>(\frac{1}{3}V_d)</td>
<td></td>
</tr>
<tr>
<td>([010, 121]), [011, 122] ([001, 112])</td>
<td>Medium vectors</td>
<td>(\frac{1}{\sqrt{3}}V_d)</td>
<td></td>
</tr>
<tr>
<td>([101, 212]), [001, 112] ([201])</td>
<td>Large vectors</td>
<td>(\frac{2}{3}V_d)</td>
<td></td>
</tr>
</tbody>
</table>

The voltage has four groups

I. Zero vector \((V_0)\), representing three switching states \([1 1 1]\), \([0 0 0]\) and \([2 2 2]\). The Magnitude of \(V_0\)is Zero.

II. Small vector \((V_1 \text{ to } V_6)\), all having a magnitude of \(V_d/3\). Each small sector has two switching states, one containing \([1]\) and the other containing \([2]\) and they classified into P or N-type small vector.

III. Medium vectors \((V_7 \text{ to } V_{12})\), whose magnitude is \(\frac{\sqrt{3}}{2}V_d\).

IV. Large vectors \((V_{13} \text{ to } V_{18})\), all having a magnitude of \(\frac{2}{3}V_d\).

ii. Time Calculation using Volt-sec balance concept

The space vector diagram that is shown in Figure 9 can be used to calculate the time for each sector (I to VI). Each sector has four regions (1 to 4), as shown in figure 6, with the switching states of all vectors as shown in Table 4. By using the same strategy that was used in two-level inverter, the sum of the voltage multiplied by the interval of chosen space vector equals the product of the reference voltage \(V_{ref}\) and sampling period \(T_s\). To illustrate, when reference voltage is located in region 2 of sector I then the nearest vectors to reference voltage are \(V_1, V_7,\) and \(V_2\) as shown in Figure 8, and the next equations explain the relationship between times and voltages:

\[
V_{ref}T_a + V_1T_b + V_7T_c + V_2T_e = \text{ constant}
\]

\[
T_a + T_b + T_c + T_e = T_s
\]

Where \(T_a, T_b\) and \(T_c\) are the times for \(V_1, V_7\) and \(V_2\) respectively.
Figure 6 Voltage vector I and their times in sector I

TABLE 3 TIME CALCULATION FOR REF V IN SECTOR I

<table>
<thead>
<tr>
<th>Region</th>
<th>Ta</th>
<th>Tb</th>
<th>Tc</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Ta=2kTs[ksin(60-θ)]</td>
<td>Tb=2Ts[1/(2ksin(θ+60))]</td>
<td>Tc=2kTs[ksin(60-θ)]</td>
</tr>
<tr>
<td>2</td>
<td>Ta=2Ts[1/(ksin(θ+60))]</td>
<td>Tb=2kTs[ksin(θ)]</td>
<td>Tc=Ts[(2ksin(60-θ))-1]</td>
</tr>
<tr>
<td>3</td>
<td>Ta=Ts[1/(2ksin(θ))]</td>
<td>Tb=Ts[(2ksin(θ+60))-1]</td>
<td>Tc=Ts[(2ksin(60-θ))-1]</td>
</tr>
<tr>
<td>4</td>
<td>Ta=Ts[(2ksin(θ))-1]</td>
<td>Tb=2kTs[ksin(60-θ)]</td>
<td>Tc=2Ts[1/(ksin(θ+60))]</td>
</tr>
</tbody>
</table>

The times can be calculated for sectors (II to VI) by using the equations in table 5 with multiple of π / 3 subtracted from the actual angular displacement θ, such that modified angle falls into the range between zero and π / 3 for use in the equations as in two-level Inverter.

iii. The Switching States by Using Switching Sequence.

By considering the switching transition and using sequences direction, shown in Figure 12, the direction of the switching sequences for all regions in six sectors can be derived and the switching orders are given in the tables below, which are obtained for each region located in sectors I to VI, if all switching states in each region are used.
The figure 8 represents the switching states corresponding to each switching vector position in region-I as an example.

III. SIMULATION RESULTS

The simulation of diode clamped multi-level inverter with proposed comparison of control strategies applied to three phase three-level diode clamped multi-level inverter is shown in figure 9.

A. Unipolar PWM Technique applied to inverter
As per the principle of unipolar PWM three reference sine and two carrier waves are compared as shown in figure 2 for PWM signals. The generated signals are as shown in figure 11.

![Switching pulses using unipolar PWM](image1)

![Output line voltages of the inverter](image2)

The output line voltages are of 398V magnitude peak to peak as shown in figure 12 for the DC input of 415V and the line current are as shown in figure 13 with a magnitude of 30A.

![Output currents at the load](image3)

![THD for unipolar PWM](image4)

The total harmonic distortion of the output voltage is about 39.02% for unipolar PWM technique with perfect voltage and current shapes.
B. SVPWM Technique applied to inverter

The figure 15 shows the proposed SVPWM control strategy as per the theory stated above in part B. The corresponding switch states are shown in figure 16.

Figure 16. Switching pulses

Figure 17. Output Phase voltages of the inverter for SVPWM

Figure 18. Output currents of the load
The output voltage of the inverter for line to line is about 410V when using SVPWM. The voltages and currents are as per load requirement. Here in figure 19 one can observe the voltages across the split combination. It is so clear that SVPWM with redundant switching states the capacitor voltages are balanced.

![Figure 19 voltages across the split capacitor](image)

The total harmonic distortion of the output voltage is about 35.91% when using SVPWM technique on three-level diode clamped multi-level inverter.

![Figure 20. THD for SVPWM technique](image)

### IV. CONCLUSION

In this paper the comparison of two most proffered control strategies applied to three phase three-level diode clamped inverter are presented. The waveforms clearly depicting that almost all the two control strategies are functioning well in controlling the split capacitor voltage balance, output voltage and currents. But THD of the two strategies when compared, it is obvious that SVPWM is the most efficient control strategy with low THD of about 35.91% among those two. The output voltage quantity and split capacitor voltage balance are better when using SVPWM.

### REFERENCES


M. Satyanarayana working as Research Assistant in the department of Electrical Engineering, University college of engineering, Osmania University in the area of Multi-level Inverters. He has two years of Industrial experience on hardware development and Simulation of Power system and Power electronic integrated equipment. He solved several IEEE papers. He worked as project developer at NI-MSME, Hyderabad. He also worked as Assistant professor in Trinity engineering college, Karimnagar. He is currently working towards his PhD. His area of interest includes Multi-Level converters, Distribution power generation, and Power quality.