Detached Sb-Based Crystal Growth by VDS: Fabrication and Characterization of the Schottky and MOS Devices on InSb VDS-Substrate Operate At 300k

D. B. Gadkari*
Freelance Research & Consultant: Crystal Growth and Crystal Technology
Embee-10A, Saiibaba Nagar, Borivali (W), Mumbai-400092 India
Corresponding Author: D. B. Gadkari

Abstract: In this research, Schottky Barrier diode (SBD) and MOS structure fabrication process on substrates (n-InSb, p-InSb) from the detached crystals grown by the vertical directional solidification (VDS) have been reported. An interface layer between the Al/n-InSb SBD, and Al/Oxide/n-InSb MOS-structure had been fabricated and studied. For Sb-based devices - leakage current, generation recombination (g-r), Shockley-Read-Hall (SRH), and series resistance (Rs) are analyzed. The performance of VDS-devices has drastically influenced by the quality of interface, deposited metal (Al) on n-InSb VDS substrate, and the dielectric layer (oxide) between (Al) and substrate (n-InSb). InSb VDS-substrate status, SBD and MOS parameters are characterized at 300K. The ideality factor (n) decreases to near unity, while series resistance lowers with increase in InSb crystal quality, it reveals increased barrier height (BH). experiments of device characteristics have been performed at 300K by the C-V, Rs-V (SBD), I-V, C-V, G(w)/w-F, C-F (MOS) methods, and also comparison of VDS-device and traditional-device are discussed.

Keywords: Solidification, Interface layer, Sb-based crystal growth, Fermi level, Dielectric properties, Oxidation, Electronic materials, Electrical and electronic characterisation

Date of Submission: 01-05-2018
Date of acceptance: 17-05-2018

I. Introduction

Antimonide (Sb-based) III-V materials have the potential in third generation infrared devices (IR) and integrated circuit (IC) for a high speed, low power and high breakdown voltage. In addition, these devices have significance in space spectroscopy, biomedical systems, THz amplifiers and high speed complementary logic circuits [1]. Moreover, Sb-based electronic devices for example - high speed heterojunction bipolar transistors (HBTs), High electron mobility transistors (HEMTs) from InSb/AlSb and high hole mobility InGaSb/AlSb quantum well heterostructure field effect transistors (HFETs) have opened a new novel research area. As well, Sb-based heterostructures (AlSb, InSb, GaSb, InGaSb, GaAsSb and InGaAsSb) employed in high speed, and low power applications. An added uses are wide-bandwidth telecommunications for aircraft, satellites, wireless communication, global positioning systems, thermo-photovoltaic cells, and THz medical imaging and remote sensing [2]. The mono-crystalline InSb/GaSb substrates in the epitaxial deposition demand a large size and the ultra high quality crystals for IR and optoelectronic devices for high yield [3]. Aim of space grown materials were to study the buoyancy driven convection, the ultra high quality achieved by the suppression of thermo-gravitational convection in a melt, it could lead to the increased crystal quality [4]. A comprehensive survey of the detached crystal growth in outer orbital space shuttles showed improved physical properties of crystals [5]. The fabrication of the metal–semiconductor (M-S) interface for SBD an important technology [6,7] has effects on the electrical and optical properties [8]. This technology used in the electronics industry in microelectronics, solar cell, chemical sensing, and radiation detector for the x-rays γ-rays. For the Metal-Oxide-semiconductor (MOS) technology, the lack of a compatible oxide a supreme challenge to replace silicon with Sb-based III-V materials have tremendous ongoing search for suitable dielectric to unpins the Fermi level. Recent devices become more complex to use silicon oxide (SiO₂) because of highest leakage current and higher power consumption. The C-V frequency dispersion plot related to the defects in interfacial layer for the high mobility and high-k dielectric [9]. The basic parameter and the dark current mechanism is necessary for fundamental study (viz. I-V, C-V, C-F, Rs-V) [10]. The traditional InSb-substrate limitation: i) at high temperature (300K) hindered operation, ii) InSb detector performance stuck mainly by the large leakage current, iii) a radiation detector need development of the high-quality InSb crystals, iv) the systematic studies of fabrication process needed for devices performance. In view of these prime problems, we had achieved solidification of the Sb-based bulk crystal (InSb, GaSb and doped materials) under controlled growth condition.
and parameters for device grade substrates, and published elsewhere [11,12]. The entire detached Sb-based crystals have grown by VDS (InSb and GaSb bulk crystals) of high quality and defects free. This occurrence is analogous to the crystal grown in outer orbital spacecraft [11]. Spatial uniformity of the Sb-based monocrystalline substrates [12] would fulfills fabrication requirements of the manufactures, and showed the highest physical properties for the crystals grown ever. For the first time, Sb-based detached crystal (VDS-substrates) [13] were used for the fabrication of SBD, MOS for investigating the leakage current at 300K. Analysis of suppression or elimination of the adverse factors will be proposed [14]. No report for leakage current of VDS-substrates have been cited. However, recent advanced high-mobility / high-k technology of the Sb-based substrates (III-V) proposed as the enhanced electric properties. The VDS-devices performance by I-V, C-V, Rs-V at 300K have been reported, and also examined to compare with existing devices. In this report quality affecting parameters - native defect, recombination, g-r, SRH, Rs, density of interface traps (D\textsubscript{it}), number of surface state (N\textsubscript{ss}) are also discussed.

![Figure 1. Schematic Schottky diode (SBD) fabrication process on - a) n-type and b) p-type InSb VDS-substrates](image_url)

II. Experimental Procedure

II.1 Sb-based substrates from the detached crystals

For the first time Sb-based substrates grown by VDS used for the fabricating Schottky diode with Al-metallization, and MOS structure by anodic oxidation on InSb at 300K are presented. These InSb substrates specification are - i) Substrates: complex type InSb (p-type up to ~125K, n-type it above); ii) Dimensions: mirror polished 10x10x0.3mm\textsuperscript{3}; iii) Preferential growth direction: (220); iv) Mobility (μ): 6.05x10\textsuperscript{3}cm\textsuperscript{2}/V.sec; v) Carrier concentration: n ~ 3.8x10\textsuperscript{16}cm\textsuperscript{3}; vi) Energy badgap: Eg~ 0.166eV; vii) Resistivity:3.0x10\textsuperscript{3}Ω-cm; viii) Cut-off wavelength: λ ~ 7.3μm; ix) Each pit density: EPD ≤10\textsuperscript{3} cm\textsuperscript{-2}; x) FWHM: ~65arcsec; xi) Micro-Hardness: Hv~2.2GPa.

II.2 InSb VDS-Schottky diode fabrication

The polished, cleaned wafers of undoped InSb and Te doped n-InSb (220) were used for fabrication of Al/n-InSb and Al/p-InSb interface for SBD. The substrates were kept into methanol before loading to prevent oxidation. A mask of 500μm diameter was used for preparation of Aluminum (Al) patterns. The ohmic contacts Al on the substrates were done in a vacuum (10\textsuperscript{-5} torr) by thermal evaporation method. The metallization was carried at 200°C for one minute in flowing hydrogen, so that Al contact dots forms on the InSb substrates. VDS-SBD is shown in Fig-1a for p-InSb, and n-InSb in Fig-1b. Measurements of I-V, C-V and Rs-V plots were made at 300K.

II.3 InSb VDS-MOS device fabrication

The fabrication of InSb VDS-MOS, n-type and p-type InSb wafers were polished one side and other side was lapped. For an anodic oxidation process, non-aqueous electrolyte was prepared by 10gms of Ammonia pentaborate in 100cc of ethylene glycol. The PH of the solution was adjusted by the adding NH4OH and tartar acid. The oxidation layer was formed by a constant current density (13.5 mA/cm\textsuperscript{2}) by an oxide growth rate 40A/V up to the formation voltage 100V. The array of Al dots of 500μm diameter were deposited on the oxide layer through the shadow mask in vacuum (10\textsuperscript{-4})torr) evaporation. InSb VDS-MOS structure is shown in Fig-2a for n-type and Fig-2b for p-type VDS-substrates, then used for characterization. The measurements set up for SBD and MOS were Lock-in-Amplifier, SR-530, Keithly 617 programmable Electrometer and 4275 multi-frequency LCR meter from the Research Institute in Mumbai India.
Figure 2. Schematic MOS fabrication process a) p-type and b) n-type on InSb VDS-substrates

III. Results and Discussion

III.1 VDS-InSb Schottky Barrier diode

The brief theory is produced in this paragraph for calculating SBD parameters. The SBD performance and reliability has drastically been influenced by the interface quality between the deposited metal (Al) and InSb substrate surface. No literature cited for VDS-SBD fabrication on the substrates (detached crystals) of the Au/n-InSb and Au/p-InSb interface layer. For the first time, in this investigations the electrical properties of the InSb VDS-SBD at 300K are reported. SBD current carried by the majority carriers dissimilar to a conventional p-n junction, and no minority carriers storage effects thus extremely fast switching effect occurs. According to thermionic theory, current expressed by the basic thermionic emission for SBD in Fig.3,4 given by eqn-1 [15].

\[ I = A A^* T^2 \exp \left( -\frac{q \Phi_h}{kT} \right) \left[ \exp \left( \frac{q(V-I R_s)}{n kT} \right) - 1 \right] \]  

The saturation current at zero volt is given in eqn-2.

\[ I_s = A A^* T^2 \exp \left( -\frac{q \Phi_h}{kT} \right) \]  

Where: A: the effective area of InSb VDS-diode (dot r=250μm), A*: effective Richardson constant, theoretically calculated, A*=(4kT/h^2) = (1.68cm²/kT/h) for n-type, 54cm²/kT/h for n-type), the A* is constant at varying temperature; I_s: saturation current, η: ideality factor, V: applied voltage drop across the SBD junction, Φ_h: Schottky barrier height (SBH), T: absolute temperature, q: elementary charge, k: Boltzmann constant, R_s: series resistance, R_sh: shunt resistance, Rd: diode resistance. The current flows through a series combination of Rd, R_s, and Rsh.

Forward bias (FB): the rectifying nature of I-V plots indicate the existence of barrier between the ‘Al’ electrode and crystalline n-InSb VDS-substrate as in semi-log I-V and I-V plots at 300K. Fig-3 and Fig-4 (FB) shows the ideal diode curve of rectification, which is comparable to the p-n junction diode with the three distinct regions of conduction mechanism. Region-I (0.5-2.5V) linear dependence, the injection from electrode into the n-InSb substrate is reduced for the low bias voltage, and R‵ s plays significant influence in the semi-log I-V. The I-V curve shows the effect of parasitic resistances, a linear response at low positive and negative biases, whereas current
controlled by $R_{th}$. Region-II (0.3 to 0.45V) exponentially increase (I-expV), an exponential response at middle bias portion of curve is used to know $n$ and $I_i$, where current controlled by the diode Eqn-1, 2, while dominant transport mechanism is recombination (g-r, SRH). In semi-log I-V Fig-3, and 4 the lower curvature of the I-V plot (knee) shows the effect of interface parameters ($\eta$, $R_s$, $R_{th}$). The $\eta$ values from these regions near to unity for SBD, viz. Read (R) $\eta$ = 1.09, Blue (B) $\eta$= 1.17, Yellowish (Y) $\eta$= 1.28 (R-B-Y), it showed rectifying property on the InSb VDS-substrate on smooth surface. For low quality substrates $\eta$ increases with decrease in SBH, where the larger $\eta$ related to the presence of the g-r, SRH mechanisms. The traps in depletion influenced by $R_s$, and these mechanisms can be controlled by $\eta$ and SBH. The presence of an interfacial layer, surface states and defect levels could be the main source for $\eta$ > unity and lower SBH by the carrier recombination. Region -III (> 0.5V) the current in power law (I-V$^2$), but $R_s$ plays significant influence on I-V, and Semi-log I-V plots due to the space charge or tunneling current transport mechanism dominant for high bias, and current could be controlled by $R_s$ Fig-3, and 4 (FB). In these regions, a significant reduction in $D_{th}$ relate to increase in SBH for the high crystallinity InSb VDS-substrates. Because of the self-purification and self-passivation during interface growth process, thus interface quality attributed to high order. The R-B-Y-curves (FB) show rectifying nature with slight different from each other for the respective measured cut-in voltages (V$\gamma$) or built in voltage (Vbi) 0.26V, 0.22V, 0.12V respectively. This voltages reduction from larger to smaller shows strong to weak rectification related to decrease in SBH. The minor rectification variations indicate larger reduction in $D_{th}$, $N_{th}$, and induced dipole mechanism.

Reverse bias (RB): In I-V and Semi-log I-V plots Fig-3, and 4 R-B-Y curves represent the fundamental difference in the interface state, and the metallization process, which were depending on the leakage (dark) current mechanisms at interface - a) g-r, b) SRH, c) defects, d) traps. The I-V (RB) curves consists of nine points - i) bulk diffusion by the thermal g-r, ii) surface diffusion along the interface surface, iii) bulk g-r current caused by the traps in the depletion region (shallow states of carriers) and SRH effect, iv) surface g-r current cause by traps on the surface (surface leakages), vii) g-r and shunt current dominant at the low reverse bias, vii) an ohmic (shunt) current in linear I-V caused by metallization process or the surface leakage along edges of interface, viii) the thermal g-r dominant at a high reverse bias, ix) tunneling current generated at high reverse bias by depletion region (traps dominant or deep traps). These nine points have been adversely affects the leakages current or breakdown voltage (Vb). These are measured from RB of I-V curves in Fig-3, and 4, and leakages currents are 18 $\mu$A, 26 $\mu$A, 40$\mu$A linear up to $V_b$ = 0.65V, 0.45V, 0.12V for respective curve (R-B-Y). Finally at higher voltage, current generated by heat (thermionic emission eqn-1) by the junction breakdown $V_b$ > 1V, 0.7V, 0.2V for respective curve. The higher breakdown voltage for SBD at 300K has been attributed to high quality interface and InSb VDS-substrates. Three cases have been explained for respective curve: Curve-R, the rectification with uniform distribution of interface state and increase in SBH, and reasons showed in viii, ix (see curve consists). Curve-B, the rectifying contact with moderate uniform distribution of interface state and moderate SBH with the reduced defect density, also reasons showed in iii, iv, vi, viii, ix, (see curve consists).

Curve-Y, the weak rectifying contact and non-uniform distribution of interface state with reasons showed in i, ii, viii, (see curve consists). On the whole, the Al/InSb interface layer on VDS-SBD has better rectification by fine structure layer allowing to block indium (In) atoms migration to surface, and excess amount of antimony (Sb) evaporated in the crystal growth (detached) process. Information regarding M-S contacts SBDs were not annealed to avoid thermal defect, and non-uniformity distribution into the interface layer, since annealing was
interrupted the p-n junction properties on VDS-substrate [12]. Defects elimination or suppression into crystals (VDS) had attributed to lower leakage (saturation) current, lower ideality factor (η), reduced g-r, SRH, reduced imperfect state in band gap, and tunneling processes. The higher defects densities

![Image](image_url)

**Figure 4.** the Schottky barrier diode (SBD), a) I-V and b) semi log I-V characteristics of the different regions n-InSb substrate at 300K.

contribute from i) higher reverse leakage current, ii) higher ideality factor and iii) lower barriers height. These are influenced by secondary interface mechanism - interface dipole, induced defects, and fabrication process.

**The series resistance (Rs):** an ideal case Rs = zero, and Rsh = high, but in experimental condition these differs as in Fig-5. For high quality interface, the Al/n-InSb SBD showed low series resistance and high shunt resistance. The interface traps and Rs play a significant role on electrical properties. The change in Rs exhibits trap charge has not enough energy [15]. Norde method may be used to determine Rs from eqn-3, as expressed below.

$$R_s = \frac{kT(\gamma-\eta)}{q^2}$$  \hspace{1cm} (3)

Where γ an integer (dimensionless), γ > η, the values η stated in Region -II, ( R=1.09, B= 1.17, Y= 1.28), and γ is defined as the ratio of the forward current (FB : R= 0.21µA, B= 0.78µA, Y= 1.06µA) to reverse current (RB : R= -0.075µA, B= -0.15 µA, R= -1.5 µA) at constant voltage, V=0.25V. Thus γ for corresponding ratio (γ: R=2.8, B=5.2, Y=7.1), and the value of (γ- η) (R= 1.71, B= 4.03, Y= 5.82), Rs calculated on VDS-substrate from different surface regions using these values in Eqn-3. The two cases of Rs measured, **Case FB - I)** Rs at 0.25V in Fig-5 (three curves: R= 2.4KΩ, B=1.3KΩ, Y= 1.2KΩ), similarly **Case RB, I)** Rs at 0.25V in Fig-5 (three curves R= 4.7KΩ, B= 1.8KΩ, Y= 1.2KΩ). In this case (I and II) no wide difference, hence junction has rectifying contact with low leakage (dark) or reverse saturation current. The SBD performance in Fig-5 shows lower variation in Rs by superiority of VDS-devices at 300K. While low Rs and high Rs sh requires to prevent current loss at the interface. The trivial variation in Rs of the Au/p-InSb, Au/n-InSb SBD interfaces indicate homogeneity in the SBH, which is attributed to low interface traps and superior rectification. The values of Rs decrease with increasing crystal quality. SBD represent series combination of an ideal diode resistor Rs and Rs, through which the current flows, but increase in Rs has influence on I-V deviation from the ideal graph.

**The zero bias:** Norde method [15] may be used to calculate SBH (Φb), eqn-4.

$$Φb = \frac{kT}{\eta} \ln \left( \frac{A^+\gamma^2}{I_0} \right)$$  \hspace{1cm} (4)

The η =1 for ideal diode, but InSb VDS-devices η near to unity (1.09, 1.17, 1.28 for R-B-Y). \(kT/q = 26mV, T=300K\), substituting A, A+ and I, values in Eqn-4 gives correspond Φb (0.036eV, 0.033eV, 0.031eV). Φb shows the increased SBH by suppression of interface traps, surface states and imperfections. Usually M-S structure with low Φb and low SBH are attributed to the presence of interfacial thin layer (traps into barrier), interface traps and native oxide layer. The homogeneity in barrier may deviation from the ideal curve by presence of hazy interface layer, and interface defect accumulation, which depends on quality of M-S interface and metallization.
III.2 Metal-Oxide-Semiconductor (MOS) structure

Investigation aim is electrical characterization and parameters study of VDS-MOS device with applied bias voltage at 300K. Recent experiment on high-$k$ capacitors [16] anticipated a leakage current in the range of nA. For an ideal MOS at zero voltage Fermi level $\phi_M - \phi_S = 0$ where $\phi_M$ work functions of metal and $\phi_S$ semiconductor, if there is a flat band condition, then $D_a$ tends to minimum near flat-band.

**InSb VDS-MOS:** I-V plot at 300K in Fig-6, this plot shows similarity to an ideal diode in the FB, and a constant low current $< 0.1 \text{nA}$ in RB, while no current variation owing to high quality VDS-substrates. Four VDS-MOS devices selected from substrate's different region, it reveals an absence of current fluctuation (leakage current) the homogeneous oxide layer by the reduction in interface traps (InSb-Oxide) and the oxide traps in oxide film. The similar nature of graphs implies smooth surface and homogeneous InSb substrates, if an oxide layer with the leakage current ($< \text{nA}$). Usually in deposition process, native oxide on surface introduce impurities that facilitate tunnelling of carriers, then influence of a large leakage current need to be eliminated/suppressed. InSb-substrates showed the adequate leakage current, thus the surface oxide layer thickness has been reduced with density of surface state into gap, which decrease the surface band bending. If Leakage current drive out the capacitor charge then it does not function as a capacitor. InSb-samples were used without annealing as explained previously[12], because without annealed InSb VDS-substrates have shown homogeneous dispersion and low leakage current. The n-InSb MOS C-V plots for different frequency (0.5KHz to 1 Mhz) has shown in Fig-7a. The low frequency response (0.5KHz) in Fig-7b shows strong C-V transition (alike Mott-Schottky capacitance) by presence of band bending, similar to the ideal C-V plot. The high quality InSb substrates and interface layer showed no large C-V variation.

The analysis of high-frequency capacitance-voltage (HFCV) for positive voltage in C-V plot Fig-7b is seen with the fast transition from accumulation region to depletion region indicates a relatively low interface trap density between oxide and InSb, similarly the oxide traps into an oxide layer. For negative voltage, the formation of inversion layer corroborates the Fermi level unpinning at interface (Oxide/InSb). Three cases for C-V plot in Fig-7b: (a) Accumulation $V > 0$, (b) Depletion $V < 0$ small negative, and (c) Inversion $V < 0$ high negative. The case (a), first phase of accumulation, the positive bias band bending near n-InSb surface allocate electrons to assemble, thus intrinsic Fermi level dips for accumulation of the additional electrons. The case (b), a small negative voltage,
depletion region is formed by second phase with no charge carriers at the surface but the electrons get away by the negative potential. Further, the depletion region grows with increased negative voltage as the inversion, and forms the third phase. The case (c), the sufficient negative potential attracts minority carriers in the n-InSb surface, hence the density of holes lead to a higher concentration with the difference in carriers (hole/Electron) leads increase in upwards band bending, and the fourth phase as the inversion at Cox: oxide capacitance) alike positive bias. The mechanism at low frequency n-InSb MOS at high positive voltage has two cases - i) shows accumulation because of plenty of electrons at the surface go through the oxide as donors, while in ii) true for high negative voltage as acceptors, then the depletion increases as inversion by increases in holes at surface as acceptors, but i) and ii) cases band bending occurs. In low quality InSb substrates, usually capacitors show large variation in recombination process by two type - depending on concentrations and build-up voltages. First type, the carrier recombination in weak inversion, where recombination originate from structural defects at the interface. Second type, deep acceptors operating in the strong surface inversion in which the recombination includes indium vacancy.

A typical basic equations of C-V [19] for the Global Capacitance is given in eqn-5.

$$\frac{1}{C} = \frac{1}{C_{OX}} + \frac{1}{C_{SC}} = \frac{\varepsilon_{OX}}{\varepsilon_{OX}} \varepsilon_0 + \frac{1}{C_{SC}}$$

(5)

Where at 0.5KHz, $C_{OX}$: oxide capacitance (131pF), $C_{SC}$: semiconductor capacitance (135pF), $d_{ox}$: oxide thickness (0.2µ), Global capacitance $C$ (91pF), $\varepsilon_{ox}$: oxide dielectric constant, $\varepsilon_0$: vacuum permittivity. The space charge capacitance denote nearly flat band potential, good for electric properties of an oxide layer. A linear variation of the global capacitance with applied potential shown in Fig-7a, it reveals the presence of an oxide layer. In the inversion of n-InSb, the concentration of holes exceed the electrons as result the inversion layer separated into two process - i) weak- and ii) strong inversion, Fig-7b. In 'weak inversion' no band bending present by lack of difference between the intrinsic and the original metal Fermi level, thus curve shifts in the negative side of voltage -0.2V (128pF), then beyond this voltage band bending result into 'strong inversion' up to 0.5V. As in a low frequency C-V in Fig-7b (0.5KHz) the depletion region g-r of carriers is equal which leads to charge exchange with the inversion layer. The total capacitance reaches Cox (131pF), thus the C-V curve displays an ideal InSb VDS-MOS. In high frequency C-V, the minority carrier response is not seen, but the capacitance stays at the minimum (95pF at MHz). However, the low quality InSb MOS, C-V deviates from an ideal curve associated with rough distribution of impurities especially higher capacitor variation, and leakage current. These are not found InSb VDS-MOS.

The high frequency capacitance $C_{HF}$ (eqn-6) and low frequency $C_{LF}$ (eqn-7) expressed below -

$$C_{HF} = \left[ \frac{C_{OX}}{C_{OX} + C_{DP}} \right]$$

(6)

$$\frac{1}{C_{LF}} = \left[ \frac{1}{C_{OX}} + \frac{1}{C_{OX} + C_{DP}} \right]$$

(7)

Where at 0.5KHz, $C_{HF}$: high frequency capacitance (97pF at 1MHz), $C_{OX}$: oxide capacitance (131pF), $C_{DP}$: depletion layer capacitance (129pF), low frequency capacitance $C_{LF}$ (128pF), interface face traps capacitance (C_{TF}) $10^{14}$ pF. A low leakage current (nA) showed by InSb VDS-MOS capacitors, small variation of accumulation capacitance exhibit larger flat-band voltage at different frequencies (0.5Khz-1MHz). The flat-capacitor plateau shows slow interface traps by the absence of Sb-rich surface or In-O interfacial layer.
Detached Sb-based crystal growth by VDS: Fabrication and characterization of the Schottky

characteristics signify fabrication process on high quality InSb substrate surface necessary for deposition of oxide layer.

**Figure 7** a, b. A typical CV curve at 300K, the high-mobility n-InSb VDS-substrate shows frequency dispersion in accumulation, depletion, and inversion region. A stretch-out location is absent into high-frequency CV curve.

**The InSb-MOS** Fig-8: C$^2$-V plot shows nearly flat plateau up to 1.5V, but the capacitance Vs frequency (C-F), and the transconductance Vs frequency (G(w)/w-F) in Fig-8b reveal nearly ideal behavior of the InSb VDS-MOS. The G(w)/w decreases significantly with increase in frequency up to 30KHz, then smoothly increases up to 1MHz, then the capacitance decrease fast at low frequency up to 5KHz. It shows the no significant variation up to 100KHz, then slowly decreases up to 1MHz. These evidences are interpreted by three regions associated with the dissimilar three mechanisms - i) a capacitance excess arises by the electrode polarization (phenomenon) occurrence at low frequencies, while the capacitance is associated with the exponentially enhance with ionic accumulation mechanisms located at the electrode interfaces, ii) experimentally the effect of series resistances Rs reduced the capacitive response at higher frequencies, iii) a constant capacitance plateau developed by the dielectric polarizability of the n-InSb and an oxide material. A central region could be an additional contributions in the depletion layer capacitance, where the central capacitive level only varied marginally. The global capacitance at 0.5KHz high (91pF) constant over a potential range up to 1.5V (eqn-5). The constant capacitances shows the applied

**Figure 8** a,b. a) the C$^2$-V and b) C-F, G(w)/w -F measurements for the n-InSb MOS for zero bias at 300K

DOI: 10.9790/2834-1303012131 www.iosrjournals.org 28 | Page
potential entirely drop in a homogeneous oxide layer by keeping a constant band bending. The C-V curve steady with negligible variation in capacitance for different frequencies, it is evidence that unlike the shape of the large variation capacitance by the impurity in interface and substrates by the InSb-conventional MOS.

The generation rate 'g' [19] is given by eqn-8

\[ g = \frac{G_g N_p}{C_D} \]  

(8)

Where in 1kHz, the thermally generated conductance \( G_g \approx 10^3 \)mhos, depletion capacitance \( C_D = 123pF \), for n-InSb VDS-MOS (\( N_p = 2x10^{16} \text{cm}^{-3} \), \( C_D = 124pF \) and \( C_{\text{un}} = 122pF \)) for an oxide dia. 500µm. Using these parameters, \( g \approx 1.6x10^{-17} \), time constant \( T = 10^3 \text{sec} \), carrier lifetime (\( \tau \)). InSb VDS-MOS technology, the low density of interface traps \( (D_e = 10^6 \text{cm}^{-2} \text{eV}^{-1}) \), however, \( g, T, D_e \) and \( N_p \) parameters two order \( \ll \) than cited in literature, may behave in the charge injection category, it is attributed to enhanced C-V plots by the high quality InSb VDS-substrate. VDS-devices on the InSb substrates have low saturation (dark) current, which may establish storage capacity of InSb VDS-MOS capacitor.

The interface capacitance \( C_i \) is given by eqn-9

\[ C_i = \left[ \frac{1}{C_{iF}} - \frac{1}{e_{OX}} \right]^{-1} - \left[ \frac{1}{C_{iFF}} - \frac{1}{e_{OX}} \right]^{-1} \]  

(9)

The density of interface traps \( D_e \) is given by eqn-10

\[ C_i = \frac{2}{qA} \]  

(10)

Where \( q \): electronic charge, \( A \): Area of the device (\( r = 250µm \)), \( C_{iF} = 0.45pF \), the density of interface traps estimated from Eqn-10, \( D_e = 10^{9} \text{eV}^{-1} \text{cm}^{-2} \). The C-V characteristics of InSb VDS-MOS is comparable to the high mobility and high-k [21] materials. For investigating the new materials of high-K for leakage current hindrance by SiO2, the research is in progress for thermodynamically stable interface from Sb-based (III-V) materials. For instance, Sb-based (III-V) materials with higher carrier mobility, and oxides with higher dielectric constant (k) are under contemplation. Recently tested materials for the high-k (dielectric constant 25) oxides includes Zirconium oxide (ZrO2), Hafnium oxide (HfO2) and Titanium oxide (TiO2) [20], and proposed as the reducing leakage current for ultra-quality devices. Next-generation nonvolatile memory storage could be based on resistive random access memories (RRAMs) in which TiO2 and HfO2 are used as the resistive switching devices, and characteristics of the unidirectional diode and electronic bipolar switching devices [23]. The irregular C-V in MOS diodes with zirconium oxide (ZrO2) as dielectric has unusual phenomenon, which is not consistent with charge trapping and de-trapping, it is attributed to the electric dipoles at the high-k/SiO2 interface [24]. To report here is that the InSb MOS fabricated on VDS-substrates had been used without annealing as explained previously[12].

IV. High-Mobility Nibs Substrates from vds

IV.1 InSb SBD on VDS-substrates at 300K

The SBD devices require a low dark current, and this could be achieved from the high quality substrate and fabrication process. In comparison between the InSb VDS and traditional devices: InSb VDS-devices operate at the 300K, on the other hand InSb traditional devices operate at 77K [16], and barium at 180K [17]. It is reported that the I-V curve of traditional InSb-diodes measured, and its characteristic showed disappearance at 300K [16]. It was attributed - i) no rectification by a large series resistance, ii) a large leakage or dark current, and iii) a large thermal noise. These factors introduce defects into depletion layer by chemical reaction and diffusion. But these diodes showed rectification \( \leq 77K \) due to reduced leakage current, and at low temperature may be by blocking contacts. On the other hand, VDS-diodes show rectifying at 300K, which is disparity with the traditional InSb diodes, because of enhanced rectifying contact, and high quality of detached crystals. InSb traditional SBD parameters: \( N_{\text{in}} = 10^{15} \text{cm}^{-3} \), Dit=10^{12} \text{eV}^{-1} \text{cm}^{-2} \), effective carrier lifetime \( \tau = 10^{-9} \). VDS-SBD at 300K, the Al-In/InSb interface parameters \( (N_{\text{in}}, \text{Dit}) \) were estimated, it showed two order \( \ll \) the InSb traditional-SBD at 77K, and I-V plot showed rectification with drastic reduction in leakage current (\( \mu \text{A} \)), \( \eta \) near to unity (ideal diode). Metal deposition on InSb VDS-substrates with highest crystal quality have smooth surface, uniform interface, rectification and low leakage current.

IV.2 InSb MOS structure on VDS-substrates at 300K

InSb traditional MOS parameters: \( D_e = 10^{13} \text{cm}^{-2} \text{eV}^{-1} \), time constants T=10^{-5} independent of the bias varies with \( D_e \), effective carrier life time \( \tau = 10^{-5} \text{sec} \), the mean interface traps capacitance \( C_{\text{it}} \), the dielectric constant \( \varepsilon_{r} = 10^{15} \text{F/cm} \text{(InSb/GaSb)}. \text{InSb VDS-MOS parameters} (T, \tau) \) are two order \( \gg \) than the InSb-traditional-MOS. For low quality InSb crystals -i) the distribution of states either fall down on the conduction band side or valence band side, then large density of interface traps pinning the Fermi level, ii) the occupancy of interface defect changes in HFCV by a strong stretch-out, it is attributed to the large concentration of donor-like interface states. Whereas InSb VDS-MOS differ from the former stretch-out concept, because in high quality crystals it was at the high-frequency disappeared may be weak capacitor transition, and showed the ideal C-V curve. InSb-
traditional substrates, frequency dispersion of the accumulation and depletion regions (obscure) show the strong presence of high density of interface state. A large inverse dispersion depends on the interface traps and oxide traps by the minor excess indium formed deep In$_x$O$_y$ in acceptor region, and antimony on surface formed Sb$_x$O$_y$ in donor side. Besides dissimilarity of InSb VDS-MOS, the interface traps and oxide traps drastically reduced in depletion layer as a result Fermi level unpinning. At the same time, whereas the Sb and In envisaged as the origin of Fermi level pinning. The high-\(k\) (III-V) Sb-based interface is complex, reasons- i) density of interface traps is high in the intrinsic Sb-based surfaces, ii) the nature of an oxidation. The electrically active interface defects can be formed during oxidation, Sb-rich regions increases interface traps leads to increase a leakage current. These are responsible for dispersion in the depletion layer. The interface traps and non-oxide traps provides way to Fermi level pinning, in this circumstance interfacial layer need passivation (H$_2$, S etc) to control Fermi level pinning. On the contrary for VDS-devices, passivation need not required at 300K as the frequency increase smoothly by decrease into inversion capacitance by increases in time constant (\(T\)). InSb VDS-MOS frequency dispersion in the accumulation region is alike to high-\(k\) oxides on InSb, which is attributed to Sb-O or In-O negligible inhomogeneous layer. Besides InSb VDS-substrate surface unpassivated (dangling bonds), and the defect generated during growth and oxidation processing could be suppressed. The traps distribution in the InSb band gap influence a Fermi level pinning, the electrically-active interface states by Sb and In, are significantly removed. InSb VDS-devices (p-n junction diode, Schottky diode, MOS structure) were from unpublished research of thesis [22].

V. Conclusion

On the potentiality and prospects of the detached crystals grown by VDS on earth the conclusions are -VDS-devices can maintain a stable ideality factor for high SBH on Sb-based substrates by reason of the high crystallinity. For the first time, SBD I-V, Rs plots showed lowest leakage (dark current), and an excellent rectifying junction at 300K. In addition, InSb VDS-MOS structure has been successfully developed, and characterized by I-V, C-V, C-F, G(W)/W-F and low-frequency ideal C-V response, these showed an excellent result at 300K. Analysis of the conductance measurements in the strong inversion region indicates bulk generation, and dominates minority carrier by the thermal generation leading to excellent MOS structures. The interface layer is homogeneous and continuously distributed over the entire InSb band-gap. Also examined the effect of high quality InSb VDS-substrate, and excellent electrical characteristics of VDS-devices have presented. These device results show effective high-quality interface, and compared with the traditional devices. However, Sb-based detached crystals by VDS have high quality substrates, and potential application in third generation infrared (IR), and integrated circuit (IC) device.

References

[1]. Chao Liu, Yanbo Li, Yiping Zeng; Progress in antimonide based III-V compound Semiconductor and devices, Engineering 2, (2010), 617-624
[6]. Wen-Chang Huang, Tien-Chai Lin, Chia-Tsung Horng, The electrical characteristics of Ni/n-GaSb and Schottky diode, Materials science in Semiconductor Processing 16 (2), 2013, 418-423
[7]. T Carly, M Saglam, G Guzeldir, The comparison of electrical characteristic of Au/n-InPn and Au/In2S3/n-InPn junctions at room temperature; Material Science and Engineer B 193, 2015, 61-69
[8]. Nouredine Sengouga, Rami Bounaraf, Riaz Mari, Dler Jamel, Modeling the effect of deep traps on the capacitance-voltage characteristics p-type Si doped GaAs Schottky diode grown on high index GaAs substrate; Mater Sci in Semicon Processing 36,2015, 156-161.
[9]. P Zhao, P B Vyas, S MacDonne, P Bashakov-Barrett, Electrical characteristics of top-gated molybdenum disulfide metal-oxide-semiconductor capacitor with high-k dielectric; Microelectronic Engineering 147, 2015, 151-154
[10]. J Wang, X Chen, W Hu, CLin, X Hu, J Guo, Temperature dependence characteristics of dark current for arsenic doped LWIR HgCdTe detectors; Infrared Physics & Technology 61,(2013), 1567-1617
[12]. D. B. Gadkari, Detached crystal growth by VDS: Fabrication and characterization of the p-n junction, photo and thermo device on the Sb-based substrate to operate at the ambient temperature; IOSR J Electronic Communica Engineer (IOSR-JECE) 12 (4) Ver. IV, 2017, 51-58
[13]. Dattatray Gadkari, Detached phenomenon: Its effect on the crystal quality of Ga(1-x)In(x)Sb bulk crystal grown by the VDS technique Materials Chemistry and Physics 139, 2013, 375c382
[15]. Ikram ORAK, Abdulmecit Turut, Mahmut Toprekar, The comparison of electrical properties and photovoltaic performance of Al/p-Si and In/Azurite Clp-Si devices, Synthe Mate 200, 2015, 66-73

DOI: 10.9790/2834-1303012131 www.iosrjournals.org 30 | Page
Detached Sb-based crystal growth by VDS: Fabrication and characterization of the Schottky

Dr D B Gadkari received B.Sc. (Physics) degree (1974) from the Shivaji University, Kolhapur and M.Sc. degree in Physics from University of Bombay (1976), and then University of Mumbai confirmed M.Phil. (1986) and Ph. D. under UGC-FIP (1998). He joined Mithibai College, Mumbai India in Nov-1976 as an Asst Prof, HOD Physics (2000-2014), Asso prof (2006-2014), and Principal (I/C 2013-2014), then Adjunct Research Guide-Faculty of Science: University of Mumbai (2014-2017). He was at University of Mumbai: Board of Study Member in Physics (2005-2014), Faculty of Science Member (2005-2014); Board of Study Member in Bio-Physics (2010-2014). Dr Gadkari from June 1, 2017 in research field as the Freelance research and Consultant: Crystal Growth and Crystal Technology (Crystal Growth, Material Science, Solid State Physics and Physics of devices). He has published 49 articles in referred journals and 32 proceedings. The single crystal growth a new growth process by the detached phenomenon (concept) using vertical directional solidification (VDS) has been developed successfully for Sb-based (III-V) highest quality bulk crystals in a terrestrial lab (on Earth), while these crystals are analogous to the crystal grown in a microgravity. Dr. Gadkari was also member of professional International and National research journals. He has successfully completed Research projects (nine) sponsored by government of India and parent institute (SVKM). Indian patents on his name for the detached crystal growth by VDS in the terrestrial lab. This approach has opened a new area for high quality entire detached single crystal growth. He has received several kinds of awards/medals/certificates from academic societies such as Materials Chemistry and Physics, Indian Association of Crystal Growth, ASM International India Chapter, Shivaji University Kolhapur India, and several Research Institutes / Colleges within India and abroad.