Real Time Zetta Bytes -Universal Memory ASIC SOC IP Core Design Implementation using VHDL and Verilog HDL for High Capacity Data Computing Processors like Cloud/Cluster/Super VLIW Parallel Distributing Pipelined Array Computing Processors

P.N.V.M Sastry 1, Dr.D.N.Rao 2, Dr.S.Vathsal 3
1 (Professor & Dean - Real Time It Eda Software Mnc Industry & R&D Cell &Ece, J.B.REC, India)
2 (Former Principal – J.B.REC & Professor & Head - Ece, Dean R&D, J.B.I.E.T, India)
3 (Former Dean R&D – J.B.I.E.T & Professor – Eee, I.A.R.E, India)


Keywords: Application Specific Integrated Circuit, FPGA – Field Programmable Gate Array, HDL – Hardware Description Language, ISE – Integrated Software Environment.

I. Introduction

In Modern electronics Memory Plays vital role in all advanced real time smart Embedded computing products and applications for keeping large storage of data of Big Big Data Centric Storage and controlling Applications like Stations and Servers, Cloud, cluster, Parallel Distributed Pipelined Array Processors Computing and large data Storage Servers and Racks and Network Array Processors Computing, Graphics and Large Data Image Processors Computing. Now I Designed Universal Memory IP ASIC SOC IP Core of Different Data bytes capacity- Zetta bytes capacity Memory IP Cores. The Memory SOC IP Core Store Large secure Big Data of Big MNC’s/ Large Defense Sectors/Entire Major network and storage stations /cities etc. This memory IP Core is very suit for all Advanced ASIC.FPGA Development Boards . This memory IP Core is virtual type . This memory is very suit for future advanced applications and 6th Sense Products . This Memory ASIC Contain RTL Blocks of Zetta Bytes Memory Design Blocks. This Memory acts as a Universal IP Core for Both RAM and ROM Array Designs. This Memory Contains Chip Select CS Signal, Read and / Write Control Signal and Zetta Bytes Data. For Zetta Memory -2th Data Bytes Storage Locations for advanced HIFI Real Time Smart-Computing-Industrial-Software-Applications /Products. These memories are purely clock dependent storage. This Memory Contains 8/16/32/64/128 Data Bit Storage Width for that I ‘am using Registers for keeping temporary/Permanent storage of Data. The Main Intention of Designing the Universal memory SOC ASIC Soft IP Core is for At a time computing and running the functionality of multiple large big Data by based Control Stations/Servers /MNC’s Servers by Partitioning Big Memory spaces using Parallel Array Distributed Computing Array Technique and Cloud/Cluster Computing Technique using Single System on Chip Solution. This-Memory-suit-for-Interfacing-with Advanced Processor Boards of Mega /Giga /Tera /Peta /Exa /Zetta /Yotta /Xona /Weka/Vendica Bytes Capacity and Same Frequency Rate Baud rate Generators for Out rich Electronic Design Cards/SOC’s.

II. Zetta Bytes Memory Design Architectures

1.1 Zetta Bytes Memory Asic Soc Ip Core Design Architecture/Block Diagram

Fig(1). Zetta Bytes Block Architecture
2.2 Zetta Bytes Memory Detailed Architecture

Fig(2). Detailed Memory Interface Partition Soft IP Core Architecture

2.3 Description. Zetta Bytes Memory Partitioned Into four 250 Exa Bytes Memory. Each having 128 Bit DataBus and 60 bit Address bus and Each Exa byte Memory Allocated for Network Processor Array Based Data Servers Card , Cloud/Cluster Computing Station, Advanced Super VLIW Processor Array Cards, Industrial Automation Products / Application Cards. Each Share Data and Address through Data Bus and Address Bus. This is mainly Designed for Processing, Controlling, Maintaining Big/Large Secured Data . Splitting the Data in to Sub Data for Different Card Array Based Busses. And This Memory Running Large Data and Applications through Advanced VLIW Processor Instructions through Advanced Network Data Servers , Cloud/Cluster Computing Stations, Advanced Super VLIW Processor Array Cards for Running Long Instruction Words through Parallel Pipe Line Array Distributed Computing Array Technique like Fetch, Decode, Execute the Data Functionality in the Memory Partitioned Space. Simply These Are Executed through Pipelined Processors Cloud/Cluster Array Cards. Data Rate In terms of Zetta Bits Per Second through Zetta Hertz Clock. This Clock Synchronizes all Big Data Frames/Packets d Processing and Controlling. Data Processing in terms of Bytes, Frames, Super Frames, Super Very Long Word Frames for Highly Reliable Data Computing in these Memories. And Also other remaining 250 Exa Bytes Memory Space for Running the Applications / Products Industrial Automation Applications Real Time Smart Computing Applications like wireless and telecom protocols, Transceivers, Highly Reliable Consumer Electronic Smart Computing Products ,Image and Medical Diagnostic Products /Applications, Image and Graphics Processing and Computing w.r.t Clock Synchronization. This is simply Single System on Chip Card Solution.
2.4 zetta Bytes Memory System-Asic Soc Partitioned Interface Architecture

Fig(3). Zetta Memory System Partitioned Software IP Core Architecture

2.5 Universal Memory Asic Soc Ip Core Detailed Architecture/Block Diagram

Fig(4). Detailed Architecture Universal Memory Asic Soc

2.5.1 Description. This Soft IP Core Universal Memory Chip Contains Different Data Byte Memories like Mega,Giga,Tera,Peta,Exa,Zetta,Yotta,Xona,Weka,Vendica Bytes Capacity for Processing, Storage, Controlling, Distributed Large Computed Big Data Applications/Products

**Fig(5). VLSI Design Flow Chart 2e$^{32}$-1 E.b.p.s P.R.B.S A.S.I.C I.P CORE**


IV. Fpga Design Flow Reports

4.1 Rtl Design Block

**Fig(6). Zetta Bytes Memory RTL Design**

4.2 Zetta Bytes Memory RTL Schematic Design Block

**Fig(7). Zetta Bytes Memory RTL Schematic**
4.3 Zetta Bytes Memory Technology Schematic Block

Fig(8). Zetta Bytes Memory Technology Schematic

4.4 Zetta Bytes Memory FPGA Placed Design Report

Fig(9). Zetta Bytes Memory FPGA Placed Design Report

4.5 Zetta Bytes Memory FPGA Routed Design Report

Fig(10). Zetta Bytes Memory FPGA Routed Design Report

IV. Hdl Synthesis Report

Macro Statistics

<table>
<thead>
<tr>
<th># Registers</th>
<th>2</th>
</tr>
</thead>
<tbody>
<tr>
<td>8-bit register</td>
<td>2</td>
</tr>
</tbody>
</table>

Final Register Report

<table>
<thead>
<tr>
<th>Macro Statistics</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td># Registers</td>
<td>16</td>
</tr>
<tr>
<td>Flip-Flops</td>
<td>16</td>
</tr>
</tbody>
</table>

Final Report
Number of Slices: 9 out of 1920 0%
Number of Slice Flip Flops: 16 out of 3840 0%
Number of 4 input LUTs: 2 out of 3840 0%
Number of IOs: 90
Number of bonded IOBs: 12 out of 97 12%
Number of GCLKs: 1 out of 8 12%

TIMING REPORT

RTL Top Level Output File Name: ZettabytesMemoryCard.ngr
Output Format: NGC
Optimization Goal: Speed
Keep Hierarchy: NO

Design Statistics
# IOs: 90
Cell Usage:
# BELS: 2
# LUT2: 2
# Flip-flops/Latches: 16
# FDE: 8
# FDRE: 8
# Clock Buffers: 1
# BUFGE: 1
# IO Buffers: 11
# IBUF: 3
# OBUF: 8

Device utilization summary: Selected Device: 3s200tq144-5

Number of Slices: 9 out of 1920 0%
Number of Slice Flip Flops: 16 out of 3840 0%
Number of 4 input LUTs: 2 out of 3840 0%
Number of IOs: 90
Number of bonded IOBs: 12 out of 97 12%
Number of GCLKs: 1 out of 8 12%

TIMING REPORT

Timing Summary:

Speed Grade: -5
Minimum period: 1.547ns
(Maximum Frequency: 646.224MHz)
Minimum input arrival time before clock: 3.889ns
Maximum output required time after clock: 6.280ns
Timing constraint: Default period analysis for Clock 'clock' Clock period: 1.547ns (frequency: 646.224MHz)
Total number of paths / destination ports: 16 / 16
Total memory usage is 143912 kilobytes
Reconfiguration/ FPGA Programming Window

DOI: 10.9790/0661-1805030108
www.iosrjournals.org
V. Real Time Live Applications


VI. Conclusion


Bibliography


DOI: 10.9790/0661-1805030108  www.iosrjournals.org
Real Time Zetta Bytes - Universal Memory ASIC SOC IP Core Design Implementation using VHDL


Dr. D.N Rao B.Tech, M.E, Ph.D, earlier principal of JBREC, Hyderabad. And Professor & HOD JBIET . His carrier spans nearly three decades in the field of teaching, administration,R&D, and other diversified in-depth experience in academics and administration. He has actively involved in organizing various conferences and workshops. He has published over 11 international journal papers out of his research work. He presented more than 15 research papers at various national and international conferences. He is Currently approved reviewer of IASTED International journals and conferences from the year 2006. He is also guiding the projects of PG/Ph.D students of various universities

Dr. Vathsal Currently working as a Professor & Dean- R&D & EEE,JBIET,He Obtained PhD from I.I.S.C,Bangalore,also Did Post Doctoral Research in DFVLR,Germany and NASA Goddard Space Flight Centre,USA,and also he worked with keen Designations Scientist E,F,G from Reputed Govt R&D Industry Organizations over past years and closely worked with Dr.A.P.J Abdul Kalam He Published lot of various national, international journals & conferences, He guiding 5 PhD Students from various universities. He Got Prestigious awarded as a Noble Son of India.