Empirical Study of 2-bit Fast Adder using Simon 2.0

¹Dr. J. Gope (MIEEE), ²Tishya Sarma Sarkar, ³Sreshtha Ray

^{1,2,3}Camellia School of Engineering and Technology /WBUT, Barasat, Kolkata-700124, India

Abstract : The present context of post CMOS era demands highly sophisticated low power consuming high speed novel integrated chips in nanometer region. SET (Single Electron Transistor) is eventually the highest priority indexed device that are to be incorporated largely in replacing today's CMOS transistors. Several attempts have been made so far in mobilizing SET in designing future electronic circuits. One such attempt is being reported here in the present work. The target is to model an SET digital 2-bit fast adder to augment the speed of the super computers or large processing systems. Authors, here, have emphasized in deliberately integrating SET logics to design the 2-bit fast adder. A comparative study is annexed to advocate the incorporation of SET in near future.

I. Introduction

'Mesophysics', has been studied since long as it signifies vast scope of research in device physics as well as in numerical computations. Off late a shift has been envisaged in the field of electronic endeavors so that the use of empirical research in future models is maximized. In this regard 'ITRS roadmap' of 2003 [1] portrays the end of CMOS technology by the end of 2015. The possible elements of such catastrophic demolition of CMOS are-(1) What would be the minimum allowable channel length (2) What would be the minimum allowable gate oxide thickness (3) What would be the possible depletion depth. Besides, empirical study revealed that the leakage power increases up to 20% when the CMOS is scaled down below 100 nanometers. Last, but not the least, is the maximum heat generation that moves up to the temperature nearly equal to the surface of the sun. This is why the end of CMOS was inevitable.

Once the fear embraced in the mind of Researchers; Scientists from MIT came up with the idea of quantum electronics that possess numerous advantages. But, technological limitation, material limitation and other process related limitations shadowed the popularization of quantum electronics. Further technological shift was envisioned in the embryonic field of SET. SET is considered to be the most promising candidate of future electronics owing to its excellent merit of transferring one bit of information using one single electron or a very few electrons. On the other hand, SET possess the virtue of simplicity, robustness, non-volatility, non-vulnerable and high speed. Likharev [2] categorically demonstrated single electron box in the late 90s. This research attracted scientists worldwide although till 2005 no such highly recognizable research was reported. Then after researchers form USA, UK and USSR almost concurrently initiated SET based research. Japanese researchers moved one step further in obtaining logical synthesis of SET. By the end of 2008 several scientists started experimental application of SET logic devices. Indian scientists laid this research into a new horizon by incorporating SETs in replacing CMOS based VLSI, ULSI circuits [3-11].

Here, the authors have limited themselves in modeling SET based 2-bit fast adder or Ripple Carry Adder by integrating SETs into several subsections. The modus operandi of such adder has been equated with conventional 2-bit fast adder. Following section describes SET implementation along with its circuit diagram for nano IC modeling. SIMON 2.0 has been used as test bench to satisfy the logical reasoning of the circuit. Here the authors render to the earlier publications of Dr. J. Gope [12-22].

II. Implementation of SET 2-Bit Fast Adder Using SIMON

Fig.1 is the simple nano IC structure of SET 2-bit fast adder having inputs A_1, B_1, A_0, B_0 , initial carry C_1 , output S_0, S_1 and output carry C_1 .

III. The Operational Maneuver

As depicted a ripple carry adder mimics the pencil and paper method of operation. The rightmost least significant digit position is the starting point. The two corresponding digits are further added to obtain the result. Possibly, a carry may be generated of any specific digit position. Accordingly, all digit positions except the rightmost holds the possibility of having an extra 1 i.e. adding an extra 1. This carry is nothing but is generated from the just next position to the right. It means that no digit position will have fixed absolute final value until it has been confirmed that a carry is coming or not from the right. To exemplify, the authors take up pencil and paper method as stated herein. 9+5=4 and carry 1. The sum without a carry is 9 in pencil and paper method or 1 in binary, it is somehow impossible to signify whether or not a given digit position is ready to pass on a carry to

the position on its left. Carry look ahead further depends upon calculating on each digit position-whether that digit position is supposed to propagate a carry from the right. Supposing that a group of four digits are chosen. Then sequentially the following steps take place:

The 1 bit adders calculate their results and simultaneously the look ahead units perform their own calculations. If a carry appears at a particular group within 5 gate delays, that carry will appear at the left hand end of the group and will start propagating through the group to its left. If that carry also propagates to the next group, the look ahead unit will control it. Similarly, when the particular carry emerges from the next group, the look ahead unit will convey the same to the next group that it will receive a carry and such propagates till the end.

IV. **Comparative Study**

As the Researchers tend to shrink the transistor size below 100 nanometers, the possible heuristic approach is integrating SET for logical synthesis. The three decisive factors that are primarily considered are power consumption, speed and size.

As the size is beneath 100nms, thus undoubtedly this size matter falls out of context when compared with existing CMOS technology. Empirical results revealed after simulating the model using SIMON 2.0 that the power consumption is less than 1/10th and the speed rises to 200 times faster when compared to conventional CMOS counterpart. The power dissipation is also low thereby heat generation is significantly avoided. The speed of IC as stated rises very high thereby the robustness of the model increases manifolds. Other factors like electron transport phenomenon substantiate the limitations of the conventional CMOS topology. Moreover, the cost of the device is anticipated to lessen down considerably during mass production. Henceforth, the author appraise the use of 2-Bit fast adder in future next generation high speed super computers large processing systems.

V. Conclusion

The circuit eventually attributes all the 'Figure of Merits' of nano-technology and the same has been withstand with great confidence by the authors. SIMON2.0 is an excellent platform to model and test the durability of the proposed designed specification. Convincingly the designed nano 2-bit is hereby designated as a super work horse for future VLSI/ULSI BASED supercomputers or large processing systems. Authors would like to tender this short communication as an alternative of the fragilities and limitations of CONVENTIONAL CMOS technologies only to sustain the gigantic growth of electronics industry keeping in view the MOORE'S LAW in past CMOS era.

Acknowledgements

Dr. Jayanta Gope, sincerely acknowledges the financial contribution led down by Honorable Director, Camellia School of Engineering and Technology to undertake the research in Nano Device Computing Laboratory.

References

- [1] www.ewh.ieee.org/r6/scv/eds/slides/2014-Mar-11-Paolo.pdf
- K. K. Likharev : IBM J. Res. Devel., vol 32, 144, 1988 [2]
- [3] A. R. H. Dennard et al., "Design of Micron MOS Switching Devices", presented at the IEEE IntI. Electron Devices Meeting, 6 December, 1972
- [4] www.itrs.net/reports.html
- Konstantin k. Likharev, "Single- electron device and their applications", Proc. IEEE Vol. 87, PP. 606-632, April 1999. [5]
- Qiaoyan Yu, student member IEEE, "Single-electron devices", Manuscript received Dec. 12, 2006. Andreas Scholze, "Simulation of single-electron devices," Ph.D. dissertation, Univ. of Jena, Germany, 2000. [6]
- [7]
- L J. Yen, Ahmad Radzi Mat Isa, Karsono Ahmad Dasuki, "Modeling and Simulation of single-electron transistor", et al. / Journal of [8] Fundamental Science 1 (2005) 1-6.
- Amiza Rasmi & Uda Hashim "Single-electron transistor (SET): Literature Review" journal 2005, koieg University, Malaysia. [9]
- M. M. Ziegler and M. R. Stan, "A case for CMOS /nano codesign," [10]
- Davoud Bahrepour*a and Mohammad Javad Sharifib, "A New Single Electron Tunneling Cell Based on Linear Threshold Gate". [11] 2010 International Conference on Enabling Science and Nanotechnology (ESciNano), 1-3 December, 2010, KLCC, MALAYSIA,
- J. Gope et.al., "Logic Synthesis of Contemporary European Model Traffic Control Signaling System Using Novel Nano Scaled Single Electron Tunneling Technology", The International Journal Of Science & Technoledge, Vol. 2 Issue 4, 2014, pp-160-170. J. Gope et.al., "Single Electron Tunneling Technology based Level Sensitive SR Latch Circuit for Next Generation Novel Bios [12]
- [13] Architecture" IRACST - Engineering Science and Technology: An International Journal (ESTIJ), Vol.4, No. 2, April 2014, pp-83-88.
- J. Gope et.al., "Empirical Study of Incorporation of SET and Hybrid CMOS-SET in Decision Making Sub-Systems", International [14] Journal of Science and Research (IJSR), Volume 3 Issue 6, June 2014, pp-2657-2661.
- J. Gope et al., "Single Electron Transistor Technology Based On-Chip Implementation Of Smoke Detection Alarm For Residential [15] Security Application", IJRET: International Journal of Research in Engineering and Technology, Volume: 03 Issue: 04, Apr-2014, pp- 205-209.

- J. Gope et.al., "Analytical Modeling of Hybrid CMOS-SET Based Moore and Mealy Logical Circuit", IPASJ International Journal [16] of Computer Science (IIJCS), Volume 2, Issue 5, May 2014, pp-6-12.
- [17] J. Gope et.al., "Advanced and Secured Rijndael Hardware Realization Using Single Electron Transistor Technology", International Journal of Emerging Research in Management & Technology, Volume-3, Issue-5, MAY-2014, pp -182-188.
- [18] J. Gope et.al., "Implementation of Decision Making Sub-System Using SET and Hybrid CMOS-SET - A Case Study", International Journal of Advanced Research in Computer Science and Software Engineering 4(6), June - 2014, pp. 1085-1090.
- J. Gope et.al., "Modelling of Hybrid CMOS-SET based Highly Efficient Parallel-In-Serial-Out Shift Register for Next Generation [19] Electronics", International Journal of Engineering and Management Research, Volume-4, Issue-3, June-2014, pp-46-51.
- J. Gope, "Single Electron Transistor based Hardware designing of Linear Block Coding Technique for Error Correction in Digital [20] Communication System", INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY, vol: 3(6): June, 2014, pp-382-388.
- [21] J. Gope, "A Novel Designing of Controlled Buffer Register using Single Electron Transistor Modelling", International Journal of
- Advanced Research in Computer Science & Technology (IJARCST 2014), Vol. 2, Issue 2, Ver. 2 (April June 2014), pp-312-316. J. Gope, "Single Electron Transistor Based IC Architecture Design for Car Intrusion Prevention: A Case Study", [22] INTERNATIONAL JOURNAL FOR RESEARCH IN APPLIED SCIENCE AND ENGINEERING TECHNOLOGY (IJRASET), Vol. 2 Issue IV, April 2014, pp-342-349.



Fig.1: SIMON2.0 made SET 2-bit fast adder nano IC